



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	-30V
R <sub>DSON</sub> (MAX.)	8.5mΩ
I <sub>D</sub>	-70A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free

ESD Protection



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25 °C	I <sub>D</sub>	-70	A
	T <sub>C</sub> = 100 °C		-50	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	-150	
Avalanche Current		I <sub>AS</sub>	-50	
Avalanche Energy	L = 0.1mH, I <sub>D</sub> =-50A, R <sub>G</sub> =25 Ω	E <sub>AS</sub>	125	mJ
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	50	W
	T <sub>C</sub> = 100 °C		20	
Operating Junction & Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

100% UIS testing in condition of V<sub>D</sub>=-15V, L=0.1mH, V<sub>G</sub>=-10V, I<sub>L</sub>=-40A, Rated V<sub>DS</sub>=-30V P-CH

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		2.5	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 12V$			$\pm 10$	$\mu\text{A}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24V, V_{GS} = 0V$			-1	$\mu\text{A}$
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-70			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -15A$		7	8.5	$\text{m}\Omega$
		$V_{GS} = -4.5V, I_D = -12A$		12	15	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -15A$		26		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		3091		$\text{pF}$
Output Capacitance	$C_{oss}$			476		
Reverse Transfer Capacitance	$C_{rss}$			404		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		3.5		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g(V_{GS}=10V)$	$V_{DS} = -15V, V_{GS} = -10V, I_D = -15A$		54		$\text{nC}$
	$Q_g(V_{GS}=4.5V)$			32		
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			7.3		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			13		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$	$V_{DS} = -15V, I_D = -1A, V_{GS} = -10V, R_{GS} = 2.7\Omega$		24		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			20		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$			70		
Fall Time <sup>1,2</sup>	$t_f$			12		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )						
Continuous Current	$I_S$	$I_F = -15A, V_{GS} = 0V$			-70	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				-150	
Forward Voltage <sup>1</sup>	$V_{SD}$				-1.2	V
Reverse Recovery Time	$t_{rr}$			52		nS
Reverse Recovery Charge	$Q_{rr}$			60		nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .







<sup>2</sup>Independent of operating temperature.






<sup>3</sup>Pulse width limited by maximum junction temperature.

**Ordering & Marking Information:**


Device Name: EMZB08P03H for EDFN 5 x 6







Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

