

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-05-09

# SCHEM, MLB, KEPLER, 2PHASE, D2

## FSB, 5/9/2012

Page	Contents	Sync	Date
1	Table of Contents	D2_KEPLER	01/13/2012
2	System Block Diagram	D2_KEPLER	01/13/2012
3	Power Block Diagram	D2_KEPLER	01/13/2012
4	Revision History	D2_KEPLER	01/13/2012
5	BOM Configuration	D2_KEPLER	01/13/2012
6	BOM Variants	D2_KEPLER	01/13/2012
7	Functional / ICT Test	D2_KEPLER	01/13/2012
8	Power Aliases	D2_KEPLER	01/13/2012
9	Signal Aliases	D2_KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2_KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2_KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2_KEPLER	01/13/2012
13	CPU POWER	D2_KEPLER	01/13/2012
14	CPU POWER AND GND	D2_KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2_SEAN	03/05/2012
16	CPU DECOUPLING-II	D2_SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2_KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2_KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2_KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2_KEPLER	01/13/2012
21	PCH POWER	D2_CLEAN	03/19/2012
22	PCH GROUNDS	D2_KEPLER	01/13/2012
23	PCH DECOUPLING	D2_CLEAN	03/19/2012
24	CPU & PCH XDP	D2_KEPLER	01/13/2012
25	Chipset Support	D2_KEPLER	01/13/2012
26	USB HUB & MUX	D2_KEPLER	01/13/2012
27	CPU Memory S3 Support	D2_KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2_KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2_KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2_KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2_KEPLER	01/13/2012
32	DDR3 Termination	D2_KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2_KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2_KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2_KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2_KEPLER	01/13/2012
37	Thunderbolt Power Support	D2_KEPLER	01/13/2012
38	RIO CONNECTOR	D2_KEPLER	01/13/2012
39	SSD CONNECTOR	D2_KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2_KEPLER	01/13/2012
41	SMC	D2_KEPLER	01/13/2012
42	SMC Support	D2_KEPLER	01/13/2012
43	LPC+SPI Debug Connector	D2_KEPLER	01/13/2012
44	SMBus Connections	D2_KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2_SEAN	03/05/2012

Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2_SEAN	03/05/2012
47	Thermal Sensors	D2_SEAN	03/05/2012
48	Fan Connectors	D2_KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2_KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2_KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2_KEPLER	01/13/2012
52	SPI ROM	D2_KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2_CAR4	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2_CAR4	03/16/2012
55	AUDIO: IV SENSE	D2_CAR4	03/16/2012
56	AUDIO: IV SENSE FILTER	D2_CAR4	03/16/2012
57	AUDIO: SPEAKER AMP	D2_CAR4	03/16/2012
58	AUDIO: JACK	D2_CAR4	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2_CAR4	03/16/2012
60	DC-In & Battery Connectors	D2_KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2_KEPLER	01/13/2012
62	System Agent Supply	D2_KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2_KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2_KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2_SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2_SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2_KEPLER	01/13/2012
68	Misc Power Supplies	D2_KEPLER	01/13/2012
69	Power FETs	D2_KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2_KEPLER	01/13/2012
71	KEPLER PCI-E	D2_KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2_SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2_SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2_SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2_SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2_SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2_SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2_SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2_SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2_SEAN	03/05/2012
81	eDP Display Connector	D2_KEPLER	01/13/2012
82	eDP Mux	D2_SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2_SEAN	03/05/2012
84	Thunderbolt Connector A	D2_KEPLER	01/13/2012
85	Thunderbolt Connector B	D2_KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2_KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2_KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2_KEPLER	01/13/2012
89	CPU Constraints	D2_KEPLER	01/13/2012
90	Memory Constraints	D2_KEPLER	01/13/2012


Page	Contents	Sync	Date
91	PCH Constraints 1	D2_KEPLER	01/13/2012
92	PCH Constraints 2	D2_KEPLER	01/13/2012
93	Thunderbolt Constraints	D2_KEPLER	01/13/2012
94	SMC Constraints	D2_KEPLER	01/13/2012
95	GPU (Kepler) CONSTRAINTS	D2_KEPLER	01/13/2012
96	Project Specific Constraints	D2_CLEAN	03/15/2012
97	PCB Rule Definitions	D2_KEPLER	01/13/2012
98	DEBUG SENSORS AND ADC	D2_SEAN	03/05/2012
99	SMC12 SENSORS EXTENDED	D2_KEPLER	01/13/2012

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM_MLB_KEPLER_2PHASE, D2	SCH	CRITICAL	
820-3332	1	PCBF_MLB_KEPLER_2PHASE, D2	PCB	CRITICAL	


DRAWING  
TITLE=MLB  
ABBREV=ABBREV  
LAST\_MODIFIED=Wed May 9 13:50:52 2012

DRAWING TITLE		SCHEM, MLB, KEPLER, 2PHASE, D2	
DRAWING NUMBER		051-9589	SIZE D
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE		1 OF 132	
SHEET		1 OF 99	



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>System Block Diagram</b>			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 2 OF 132	
		SHEET 2 OF 99	

# D2 POWER SYSTEM ARCHITECTURE



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Revision History			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
4 OF 132		4 OF 99	



Apple Inc.

BOM Variants (continued on CSA 6)

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various PCB and component variants.

Bar Code Labels / EEEE #'s (continued on CSA 6)

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists barcode labels and their specifications.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts and their details.

BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Lists BOM groups and their associated options.

Programmables

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components.

DRAM VREF Configs

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM VREF configurations.

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM SPD strap configurations.

DEVELOPMENT/BASE BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists development and base BOM items.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts.

PD Parts

BOM Configuration summary box containing Apple logo, revision 4.18.0, and drawing number 051-9589. Includes a notice of proprietary property.

BOM Variants (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0JD	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0JD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0J3	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0J3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0J4	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0J4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0JC	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0JC, DEVEL_BOM, RAM_4G_ELPIDA_1600

Bar Code Labels / EEEE #'s (continued from CSA 5)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd  
Keeping for PRQ

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>BOM Variants</b>			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	6 OF 132
		SHEET	6 OF 99

Functional Test Points

Table of functional test points including J3501 - airport, J3502 - ALS camera, J4400 - rio coax, J4410 - rio flex, J5050 - hall effect, J5650 - left fan, J5660 - right fan, and J5815 - kbd backlight.


Table of functional test points including J6701 - audio flex, J6801 - 3-mic, J6802 - L speaker, J6803 - R speaker, J6900 - DC PWR, and J5713 - keyboard.

Table of functional test points including J6950 - battery, J9000 - eDP, and NO\_TEST=TRUE.

ICT Test Points


Table of ICT test points including CPU NO\_TESTS, NC NO\_TESTS, GPU NO\_TESTS, Thunderbolt NO\_TESTS, PCH ALIASES, and SMC BS ALERT L.

Functional / ICT Test summary box containing Apple Inc. logo, drawing number 051-9589, revision 4.18.0, and page information 7 OF 132 / 7 OF 99.




Defined here since TBT page does not know PBUS voltage

**Backlight Rails**




**Chipset "VCore" Rails**




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
<b>Power Aliases</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
I I NOT TO REPRODUCE OR COPY IT		PAGE	
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		8 OF 132	
I V ALL RIGHTS RESERVED		SHEET	
		8 OF 99	





SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	9 OF 132
		SHEET	9 OF 99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES.MTS.P10M,1/16W,1K,0402,080,LF	R1031		EDP:YES
116S0090	1	RES.MTS.P10M,1/16W,10K,0402,080,LF	R1031		EDP:NO


CFG [7] : PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY APTER xxRESETS 0 = WAIT FOR BIOS  
 CFG [6:5] : PCIe BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [4] : eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG [3] : PCIe x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
 CFG [2] : PCIe x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 BRANCH:  
 PAGE: 10 OF 132  
 SHEET: 10 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-9589
	REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE	11 OF 132
SHEET	11 OF 99	




SYNC DATE=01/13/2012

DRAWING NUMBER		051-9589		SIZE	D
REVISION		4.18.0		BRANCH	
PAGE		12 OF 132		SHEET	
SHEET		12 OF 99			


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



NOTE: Intel validation sense lines per doc 439028 rev1.0  
 HR\_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>CPU POWER</b>			
	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE 13 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET 13 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		CPU POWER AND GND	
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	14 OF 132
		SHEET	14 OF 99

### CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)  
 Apple Implementation: 8x 270uF 6mOhm, 0x 470uF 4mOhm, 16x 22uF 0402, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1620-C1623):

Place near inductors on bottom side. Place near U1000 on bottom side




PLACEMENT\_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1640-C1645):




### CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402  
 Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402



PLACEMENT\_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1672-C1681):


Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



### CPU VCCPLL DECOUPLING




DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0	BRANCH	
PAGE		16 OF 132	SHEET	
SHEET		15 OF 99	NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

### VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)  
 APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT\_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1734-C1735):




### CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT\_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10Mohm resistor, 1x 1uF 0402





### CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402  
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):

Place on bottom side of U1000




CRITICAL



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE CPU DECOUPLING-II			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 17 OF 132		SHEET 16 OF 99	





D

C

B

A

D

C

B

A

OMIT\_TABLE


OMIT\_TABLE

Connect to ENET\_MEDIA\_SENSE via alias if HDA = 3.3V.  
 Connect to ENET\_MEDIA\_SENSE via 12K R if HDA = 1.5V.  
 If HDA = S0, must also ensure that signal cannot be high in S3.

PAGE TITLE		SYNC DATE=01/13/2012	
PCH SATA/PCIe/CLK/LPC/SPI		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		18 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		17 OF 99	
IV ALL RIGHTS RESERVED			

Unused clock terminations for FCIM Mode

PCH CLK96M DOT P	R1891	10K	1	2	5%	1/20W	MP	201
PCH CLK96M DOT N	R1892	10K	1	2	5%	1/20W	MP	201
PCH CLK100M SATA P	R1893	10K	1	2	5%	1/20W	MP	201
PCH CLK100M SATA N	R1894	10K	1	2	5%	1/20W	MP	201
PCIe CLK100M PCH P	R1895	10K	1	2	5%	1/20W	MP	201
PCIe CLK100M PCH N	R1896	10K	1	2	5%	1/20W	MP	201
PCH CLK14P3M REFCLK	R1897	10K	1	2	5%	1/20W	MP	201
PCH CLKIN GNDP1	R1870	10K	1	2	5%	1/20W	MP	201
PCH CLKIN GNDN1	R1871	10K	1	2	5%	1/20W	MP	201



PAGE TITLE		SYNC DATE=01/13/2012	
PCH DMI/FDI/PM/Graphics		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	19 OF 132
		SHEET	18 OF 99

OMIT\_TABLE




NCX	U1800 PANTHERPOINT MOBILE PCBGA (5 OF 10)	RSVD1
BQ26	TP1	AX7 X NC
BQ26	TP2	AV7 X NC
BH25	TP3	AU3 X NC
BL16	TP4	BQ4 X NC
BO16	TP5	AT10 X NC
AH38	TP6	BC8 X NC
AH37	TP7	AU2 X NC
AK43	TP8	AT4 X NC
AK45	TP9	AT2 X NC
C18	TP10	AT1 X NC
H30	TP11	AY3 X NC
H3	TP12	AT5 X NC
AH12	TP13	AV3 X NC
AM4	TP14	AV1 X NC
AM5	TP15	BH1 X NC
Y13	TP16	BA3 X NC
K24	TP17	BH5 X NC
L24	TP18	BH3 X NC
AM46	TP19	BH7 X NC
AM45	TP20	BH8 X NC
B21	TP21	BD4 X NC
M20	TP22	BP6 X NC
AY16	TP23	AY5 X NC
BQ46	TP24	AV10 X NC

TP\_PCH\_TP23

91 40	USB3 EXTA RX N	BE28	USB3RN1
91 38	USB3 EXTB RX N	BC30	USB3RN2
91 36	USB3 EXTC RX N	BE32	USB3RN3
91 34	USB3 EXTD RX N	BJ32	USB3RN4
91 40	USB3 EXTA RX P	BC28	USB3RP1
91 38	USB3 EXTB RX P	BE30	USB3RP2
91 36	USB3 EXTC RX P	BF32	USB3RP3
91 34	USB3 EXTD RX P	BG32	USB3RP4
91 40	USB3 EXTA TX N	AV26	USB3TN1
91 38	USB3 EXTB TX N	BB26	USB3TN2
91 36	USB3 EXTC TX N	AD28	USB3TN3
91 34	USB3 EXTD TX N	AY30	USB3TN4
91 40	USB3 EXTA TX P	AU26	USB3TP1
91 38	USB3 EXTB TX P	AY26	USB3TP2
91 36	USB3 EXTC TX P	AV28	USB3TP3
91 34	USB3 EXTD TX P	AW30	USB3TP4
			USB
			PCI

C24	USB EXTA N	40 91
A24	USB EXTA P	40 91
C25	USB EXTB XHCI N	26 91
B25	USB EXTB XHCI P	26 91
C26	USB EXTC N	9 91
A26	USB EXTC P	9 91
K28	USB EXTD XHCI N	26 91
H28	USB EXTD XHCI P	26 91
E28	TP USB 4N	
D28	TP USB 4P	
C29	TP USB SDN	
A28	TP USB SDP	
C29	TP USB WLANN	
B29	TP USB WLANP	
H28	USB HUB UP N	26 91
K28	USB HUB UP P	26 91
L30	USB CAMERA N	14 91
K30	USB CAMERA P	14 91
G30	USB EXTB EHCI N	26 91
H30	USB EXTB EHCI P	26 91
C30	USB EXTD EHCI N	9
A30	USB EXTD EHCI P	9
L32	TP USB BT HSN	
K32	TP USB BT HSP	
G32	TP USB 12N	
H32	TP USB 12P	
C32	TP USB 13N	
A32	TP USB 13P	
C33	91_PCH_USB_RBIAS	
B33		
A14	XDP DA0_PCH_GPIO59_USB_EXTA_OC_L	19 24
K20	XDP DA1_PCH_GPIO40_USB_EXTB_OC_L	19 24
B17	XDP DA2_PCH_GPIO41_USB_EXTC_OC_L	19 24
C16	XDP DA3_PCH_GPIO42_USB_EXTD_OC_L	19 24
L16	XDP DB0_PCH_GPIO43_USB_EXTB_OC_EHCI_L	19 24
A16	XDP DB1_PCH_GPIO09_USB_EXTD_OC_EHCI_L	19 24
D14	XDP DB2_PCH_GPIO10_AP_PWR_EN	24
C14	XDP DB3_PCH_GPIO14_SDCONN_STATE_CHANGE	19 24

Ext A (XHCI/EHCI)  
Ext B (XHCI)  
Ext C (XHCI/EHCI)  
Ext D (XHCI) (Mobiles: Trackpad?)  
Unused  
RSVD: SD  
RSVD: WiFi  
USB Hub (All L/S/FS Devices)  
Camera  
Ext B (EHCI)  
Ext D (EHCI)  
RSVD: BT (HS)  
Unused  
Unused



D

C

B

A

D

C

B

A

PCH PCI/USB/TP/RSVD

Apple Inc. DRAWING NUMBER: 051-9589 D REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED

BRANCH: SHEET: 20 OF 132 19 OF 99

BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
 Systems with chip-down memory should add pull-downs on another page and set straps per software.

D

D

C



C

B


B

A

A



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>PCH GPIO/MISC/NCTF</b>			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 21 OF 132	SHEET 20 OF 99



OMIT\_TABLE

VCCACLK pin left as NC per DG	NCX AD49	VCCACLK	U1800	VCCIO_29_USB	N26	=PP1V05 S0 PCH VCCIO USB	21
=PP3V3 S5 PCH VCCDSW	T16	VCCDSW3_3	PANTHERPOINT MOBILE (FCBGA (8 OF 10))	VCCIO_30_USB	P26		
TP PPVOUT PCH DCPSUSBYP	V12	DCPSUSBYP		VCCIO_31_USB	P28		
PP3V3 S0 PCH VCC3 3 CLK F	T38	VCC3_3_5_CLK		VCCIO_32_USB	T27		
VCCAPLLDMI2 pin left as NC per DG	NCX BH23	VCCAPLLDMI2		VCCIO_33_USB	T29		
=PP1V05 S0 PCH VCCIO CLK	AL29	VCCIO_14_PLLCLK		VCCSUS3_3_7_USB	T23	=PP3V3 SUS PCH VCCSUS USB	21
AL24 left as NC per DG	NCX AL24	DCPSUS_3_CLK		VCCSUS3_3_8_USB	T24		
=PP1V05 S0 PCH VCCASW	AA19	VCCASW_1_CLK		VCCSUS3_3_9_USB	V23		
	AA21	VCCASW_2_CLK		VCCSUS3_3_10_USB	V24		
	AA24	VCCASW_3_CLK		VCCSUS3_3_6_USB	P24		
	AA26	VCCASW_4_CLK		VCCIO_34_PLLUSB	T26	=PP1V05 S0 PCH VCCIO PLLUSB	21
	AA27	VCCASW_5_CLK		V5REF_SUS	M26	=PP5V SUS PCH V5REFSUS	21
	AA29	VCCASW_6_CLK		DCPSUS_4_USB	AN23	NC-ed per DG	
	AA31	VCCASW_7_CLK		VCCSUS3_3_1_USB	AN24	=PP3V3 SUS PCH VCCSUS	21
	AC26	VCCASW_8_CLK		V5REF	P34	=PP5V S0 PCH V5REF	21
	AC27	VCCASW_9_CLK		VCCSUS3_3_2_GPIO	N20	=PP3V3 SUS PCH VCCSUS GPIO	21
	AC29	VCCASW_10_CLK		VCCSUS3_3_3_GPIO	N22		
	AC31	VCCASW_11_CLK		VCCSUS3_3_4_GPIO	P20		
	AD29	VCCASW_12_CLK		VCCSUS3_3_5_GPIO	P22		
	AD31	VCCASW_13_CLK		VCC3_3_1_GPIO	AA16	=PP3V3 S0 PCH VCC3 3 GPIO	21
	W21	VCCASW_14_CLK		VCC3_3_8_GPIO	W16		
	W23	VCCASW_15_CLK		VCC3_3_4_GPIO	T34		
	W24	VCCASW_16_CLK					
	W26	VCCASW_17_CLK		VCC3_3_2_SATA	AJ2	=PP3V3 S0 PCH VCC3 3 SATA	21
	W29	VCCASW_18_CLK		VCCIO_5_PLLSATA	AF13	=PP1V05 S0 PCH VCCIO SATA	21 22 23
	W31	VCCASW_19_CLK		VCCIO_12_SATA3	AH13		
	W33	VCCASW_20_CLK		VCCIO_13_SATA3	AH14		
PCH output, for decoupling only				VCCIO_6_PLLSATA3	AF14		
PLACE_NEAR=U1800.N16:2.54mm	PPVOUT G3 PCH DCPRTC	N16	DCPRTC	VCCAPLLSATA	AK1	NC VCCAPLLSATA pin left as NC per DG	
	=PP1V8R1V5 S0 PCH VCCVRM	Y49	VCCVRM_4_CLK	VCCVRM_1_SATA	AF11	=PP1V8R1V5 S0 PCH VCCVRM	21
	PP1V05 S0 PCH VCCADPELLA F	BD47	VCCADPELLA	VCCIO_2_SATA	AC16	=PP1V05 S0 PCH VCCIO SATA	17 21 23
	PP1V05 S0 PCH VCCADPELLB F	BF47	VCCADPELLB	VCCIO_3_SATA	AC17		
	=PP1V05 S0 PCH VCCIO CLK	AF17	VCCIO_7_CLK	VCCIO_4_SATA	AD17		
	=PP1V05 S0 PCH VCCDIFFCLK	AF33	VCCDIFFCLKN				
	55mA Max, 5mA Idle	AF34	VCCDIFFCLKN				
		AG34	VCCDIFFCLKN				
	=PP1V05 S0 PCH VCCSSC	AG33	VCCSSC				
	PPVOUT S0 PCH DCPSST	V16	DCPSST	VCCASW_22_MISC	T21	=PP1V05 S0 PCH VCCASW	21 23
	NC-ed per DG	NCX T17	DCPSUS_1_CLK	VCCASW_23_MISC	V21		
		NCX V19	DCPSUS_2_CLK	VCCASW_21_MISC	T19		
	=PP1V05 S0 PCH V_PROC IO	BJ8	V_PROC_IO	VCCSUSHDA	P32	=PP3V3R1V5 S0 PCH VCCSUSHDA	21 25
	PPVRTC G3 PCH	A22	VCCRTC			10 mA Max, 1mA Idle	

OMIT\_TABLE

=PP1V05 S0 PCH VCC CORE	AA23	VCCCORE	U1800	VCCCORE	AA23		
1.44 A Max, 474mA Idle	AC23	VCCCORE	PANTHERPOINT MOBILE (FCBGA (7 OF 10))	VCCCORE	AC23		
	AD21	VCCCORE		VCCCORE	AD21		
	AD23	VCCCORE		VCCCORE	AD23		
	AF21	VCCCORE		VCCCORE	AF21		
	AF23	VCCCORE		VCCCORE	AF23		
	AG21	VCCCORE		VCCCORE	AG21		
	AG23	VCCCORE		VCCCORE	AG23		
	AG24	VCCCORE		VCCCORE	AG24		
	AG26	VCCCORE		VCCCORE	AG26		
	AG27	VCCCORE		VCCCORE	AG27		
	AJ23	VCCCORE		VCCCORE	AJ23		
	AJ26	VCCCORE		VCCCORE	AJ26		
	AJ27	VCCCORE		VCCCORE	AJ27		
	AJ29	VCCCORE		VCCCORE	AJ29		
	AJ31	VCCCORE		VCCCORE	AJ31		
				VCCADAC	U48	PP3V3 S0 PCH VCCA DAC F	21
				VSSADAC	U47		
				VCCALVDS	AK36	=LVDS VCCA	21
				VSSALVDS	AK37		
				VCCTX_LVDS	AM37	PP1V8 S0 PCH VCCTX LVDS F	21
				VCCTX_LVDS	AM38		
				VCCTX_LVDS	AP36		
				VCCTX_LVDS	AP37		
				VCCIO_28_PLLPCIE	AN19		
				VCCAPLLEXP	BJ22		
				VCCIO_15_FDI	AN16		
				VCCIO_16_FDI	AN17		
				VCCIO_17_PCIE	AN21		
				VCCIO_18_PCIE	AN26		
				VCCIO_19_PCIE	AN27		
				VCCIO_20_PCIE	AP21		
				VCCIO_21_PCIE	AP23		
				VCCIO_22_PCIE	AP24		
				VCCIO_23_PCIE	AP26		
				VCCIO_24_PCIE	AT24		
				VCCIO_25_DP	AN33		
				VCCIO_26_DP	AN34		
				VCC3_3_6_HVCMOS	BH29	=PP3V3 S0 PCH VCC3 3 HVCMOS	21
				VCC3_3_7_HVCMOS			
				VCCVRM_3_DMI	AT16	=PP1V8R1V5 S0 PCH VCCVRM	21
				VCCDMI_1_DMI	AT20	=PP1V05 S0 PCH VCC DMI	21
				VCCCLKDMI	AB36	PP1V05 S0 PCH VCCCLKDMI F	21
				VCCVRM_2_FDI	AP16		
				VCCAFDIPLL	NCX BG6	VCCAFDIPLL pin left as NC per DG	
				VCCIO_27_PLLFDI	AP17		
				VCCDMI_2_FDI	AU20		
				VCCDFTERM	AG16	=PP1V8 S0 PCH VCC DFTERM	20 23
				VCCDFTERM	AG17		
				VCCDFTERM	AJ16		
				VCCDFTERM	AJ17		
				VCCSPI	V1	=PP3V3 SUS PCH VCC SPI	21

SYNC MASTER=D2\_CLEAN SYNC DATE=03/19/2012

PAGE TITLE: PCH POWER

Apple Inc.


DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 22 OF 132

SHEET: 21 OF 99




OMIT\_TABLE

H5	VSS	U1800	VSS	AK38
AA17	VSS	PANTHERPOINT	VSS	AK4
AA2	VSS	MOBILE	VSS	AK42
AA3	VSS	FCBGA	VSS	AK46
AA33	VSS	(9 OF 10)	VSS	AK8
AA34	VSS	VSS	VSS	AL16
AB11	VSS		VSS	AL17
AB14	VSS		VSS	AL19
AB39	VSS		VSS	AL2
AB4	VSS		VSS	AL21
AB43	VSS		VSS	AL23
AB5	VSS		VSS	AL26
AB7	VSS		VSS	AL27
AC19	VSS		VSS	AL31
AC2	VSS		VSS	AL33
AC21	VSS		VSS	AL34
AC24	VSS		VSS	AL48
AC33	VSS		VSS	AM11
AC34	VSS		VSS	AM14
AC48	VSS		VSS	AM36
AD10	VSS		VSS	AM39
AD11	VSS		VSS	AM43
AD12	VSS		VSS	AM45
AD13	VSS		VSS	AM46
AD19	VSS		VSS	AM7
AD24	VSS		VSS	AN2
AD26	VSS		VSS	AN29
AD27	VSS		VSS	AN3
AD33	VSS		VSS	AN31
AD34	VSS		VSS	AP12
AD36	VSS		VSS	AP19
AD37	VSS		VSS	AP28
AD38	VSS		VSS	AP30
AD39	VSS		VSS	AP32
AD4	VSS		VSS	AP38
AD40	VSS		VSS	AP4
AD42	VSS		VSS	AP42
AD43	VSS		VSS	AP46
AD45	VSS		VSS	AP8
AD46	VSS		VSS	AR2
AD8	VSS		VSS	AR48
AE2	VSS		VSS	AT11
AE3	VSS		VSS	AT13
AF10	VSS		VSS	AT18
AF12	VSS		VSS	AT22
AD14	VSS		VSS	AT26
AD16	VSS		VSS	AT28
AF16	VSS		VSS	AT30
AF19	VSS		VSS	AT32
AF24	VSS		VSS	AT34
AF26	VSS		VSS	AT39
AF27	VSS		VSS	AT42
AF29	VSS		VSS	AT46
AF31	VSS		VSS	AT7
AF38	VSS		VSS	AU24
AF4	VSS		VSS	AU30
AF42	VSS		VSS	AV11
AF46	VSS		VSS	AV16
AF5	VSS		VSS	AV20
AF7	VSS		VSS	AV24
AF8	VSS		VSS	AV30
AG19	VSS		VSS	AV38
AG2	VSS		VSS	AV4
AG31	VSS		VSS	AV43
AG48	VSS		VSS	AV8
AH11	VSS		VSS	AW14
AH3	VSS		VSS	AW18
AH36	VSS		VSS	AW2
AH39	VSS		VSS	AW22
AH40	VSS		VSS	AW26
AH42	VSS		VSS	AW28
AH46	VSS		VSS	AW32
AH7	VSS		VSS	AW34
AJ19	VSS		VSS	AW36
AJ21	VSS		VSS	AW40
AJ24	VSS		VSS	AW48
AJ33	VSS		VSS	AY12
AJ34	VSS		VSS	AY22
AK12	VSS		VSS	AY28
AK3	VSS		VSS	


OMIT\_TABLE

AY4	VSS	U1800	VSS	H46
AY42	VSS	PANTHERPOINT	VSS	K18
AY46	VSS	MOBILE	VSS	K26
AY8	VSS	FCBGA	VSS	K39
B11	VSS	(10 OF 10)	VSS	K46
B15	VSS	VSS	VSS	K7
B19	VSS		VSS	L18
B23	VSS		VSS	L2
B27	VSS		VSS	L20
B31	VSS		VSS	L26
B35	VSS		VSS	L28
B39	VSS		VSS	L36
B7	VSS		VSS	L48
F45	VSS		VSS	M12
BB12	VSS		VSS	P16
BB16	VSS		VSS	M18
BB20	VSS		VSS	M22
BB22	VSS		VSS	M24
BB24	VSS		VSS	M30
BB28	VSS		VSS	M32
BB30	VSS		VSS	M34
BB38	VSS		VSS	M38
BB4	VSS		VSS	M4
BB46	VSS		VSS	M42
BC14	VSS		VSS	M46
BC18	VSS		VSS	N8
BC2	VSS		VSS	N18
BC22	VSS		VSS	P30
BC26	VSS		VSS	N47
BC32	VSS		VSS	P11
BC34	VSS		VSS	P18
BC36	VSS		VSS	T33
BC40	VSS		VSS	P40
BC42	VSS		VSS	P43
BC48	VSS		VSS	P47
BD46	VSS		VSS	D7
BD5	VSS		VSS	R2
BE22	VSS		VSS	R48
BE26	VSS		VSS	T12
BE40	VSS		VSS	T31
BF10	VSS		VSS	T37
BF12	VSS		VSS	T4
BF16	VSS		VSS	W34
BF20	VSS		VSS	T46
BF22	VSS		VSS	T47
BF24	VSS		VSS	T8
BF26	VSS		VSS	V11
BF28	VSS		VSS	V17
BD3	VSS		VSS	V26
BF30	VSS		VSS	V27
BF38	VSS		VSS	V29
BF40	VSS		VSS	V31
BF8	VSS		VSS	V36
BG17	VSS		VSS	V39
BG21	VSS		VSS	V43
BG33	VSS		VSS	V7
BG44	VSS		VSS	W17
BG8	VSS		VSS	W19
BH11	VSS		VSS	W2
BH15	VSS		VSS	W27
BH17	VSS		VSS	W48
BH19	VSS		VSS	Y12
H10	VSS		VSS	Y38
BH27	VSS		VSS	Y4
BH31	VSS		VSS	Y42
BH33	VSS		VSS	Y46
BH35	VSS		VSS	Y8
BH39	VSS		VSS	
BH43	VSS		VSS	BG29
BH7	VSS		VSS	N24
D3	VSS		VSS	AJ3
D12	VSS		VSS	AD47
D16	VSS		VSS	
D18	VSS		VSS	
D22	VSS		VSS	B43
D24	VSS		VSS	BE10
D26	VSS		VSS	BG41
D30	VSS		VSS	
D32	VSS		VSS	G14
D34	VSS		VSS	H16
D38	VSS		VSS	
D42	VSS		VSS	T36
D8	VSS		VSS	
E18	VSS		VSS	BG22
E26	VSS		VSS	BG24
G18	VSS		VSS	C22
G20	VSS		VSS	AP13
G26	VSS		VSS	M14
G28	VSS		VSS	AP3
G36	VSS		VSS	AP1
G48	VSS		VSS	BE16
H12	VSS		VSS	BC16
H18	VSS		VSS	BG28
H22	VSS		VSS	BJ28
H24	VSS		VSS	
H26	VSS		VSS	
H30	VSS		VSS	
H32	VSS		VSS	
H34	VSS		VSS	
F3	VSS		VSS	

SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
<b>PCH GROUNDS</b>			
		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:			
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</small>			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	23 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	22 OF 99
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 CLEAN		SYNC DATE=03/19/2012	
<b>PCH DECOUPLING</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	24 OF 132
PCH VCCIO BYPASS PCH VCC3.3 BYPASS (PCH PCI 3.3V PWR)		BRANCH	
		SHEET	23 OF 99







**CPU Micro2-XDP**

**PCH Micro2-XDP**

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.






NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



**PCH/XDP Signal Isolation Notes:**

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
  - 'Output' non-XDP signals require pulls.
  - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2500 and path to non-XDP signal destination.



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

CPU & PCH XDP

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 25 OF 132 SHEET: 24 OF 99




### GPIO Glitch Prevention





### PCH Reset Button




### Platform Reset Connections



### LPC 33MHz Clock Series Termination




### System RTC Power Source & 32kHz / 25MHz Clock Generator



### PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=01/13/2012	
<b>Chipset Support</b>			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		26 OF 132	SHEET
		25 OF 99	

# USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON\_REM 1 : NON\_REM 0  
 0 : 0  
 1 : 1  
 1 : 1


STRAP PIN CFG  
 ALL PORTS ARE REMOVABLE  
 PORT 1 IS NON REMOVABLE  
 PORT 1&2 ARE NON REMOVABLE  
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON\_REMOVABLE\_DEVICE\_REGISTER\_09H


## BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B  
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




15" MBP USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION  
 MBP OG USES 197S0284 FOR Y2700 TO SAVE COST



TO CONNECT TP/KB TO PCH XHCI  
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



## USB XHCI/EHCI2 PORT MUX FOR EXT B




PAGE TITLE		SYNC DATE=01/13/2012	
<b>USB HUB &amp; MUX</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.18.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	27 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0365	1	RES, MFL, F12K, 1/16W, 5%, 2K, 1, 9402, 060, LF	R2821		PPDDR:1V5
114S0376	1	RES, MFL, F12K, 1/16W, 5%, 2K, 1, 9402, 060, LF	R2821		PPDDR:1V35


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

$P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) * PM\_SLP\_S4\_L$   
 $MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) * PM\_SLP\_S3\_L$   
 $MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L$




### 1V5 S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3





Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
**CPU Memory S3 Support**  
 Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 28 OF 132  
 SHEET: 27 OF 99





SYNC MASTER=D2 KRPLER      SYNC DATE=01/13/2012

**DDR3 SDRAM Bank A (2 OF 2)**

Apple Inc.




DRAWING NUMBER: 051-9589      SIZE: D

REVISION: 4.18.0

PAGE: 30 OF 132

SHEET: 29 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
2. NOT TO REPRODUCE OR COPY IT  
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
4. ALL RIGHTS RESERVED



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012



DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
2. NOT TO REPRODUCE OR COPY IT  
3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
4. ALL RIGHTS RESERVED

PAGE: 31 OF 132  
SHEET: 30 OF 99



PAGE TITLE		SYNC MASTER=D2 KRPLER	SYNC DATE=01/13/2012
<b>DDR3 SDRAM Bank B (2 OF 2)</b>		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	PAGE
		32 OF 132	SHEET
		31 OF 99	






NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

### Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 DDRVREF\_DAC - Stuffs Apple margining circuit.  
 VREFDQ:LDO - LDO outputs sent to DQ inputs.  
 VREFDQ:LDO\_DAC - Margined LDO outputs sent to DQ inputs.  
 VREFDQ:M1\_M3 - CPU margined DDR voltage divider sent to DQ inputs.  
 VREFDQ:M1\_DAC - DAC margined DDR voltage divider sent to DQ inputs.  
 VREFCA:LDO - LDO outputs sent to CA inputs.  
 VREFCA:LDO\_DAC - DAC margined LDO outputs sent to CA inputs.



RST\* on 'platform reset' so that system watchdog will disable margining.  
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 132  
 SHEET: 33 OF 99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	RES, 0402, 0201	L3570, L3571, L3573, L3574		

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON) @ 2.5V	14 mOhm Typ 20 mOhm Max
LOADING	1 A (EOP)

CRITICAL  
Q3550  
DMP2018LFK  
DFN2563-6

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
51880767	1	CONN, 0603, 2018-02, P10, 0402, 02, 02	J3502	CRITICAL	

CRITICAL  
J3502  
CCR20-6K710S  
P-RT-02


SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE 11/11

**X29/ALS/CAMERA CONNECTOR**

Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0  
PAGE: 35 OF 132  
SHEET: 34 OF 99

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I V ALL RIGHTS RESERVED

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0  
PAGE: 36 OF 132  
SIZE: D  
DATE: 01/13/2012

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE <b>Thunderbolt Host (2 of 2)</b>			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 132		SHEET 36 OF 99	


Page Notes

- Power aliases required by this page:
- =PPVIN\_SW\_TBTBST (8-13V Boost Input)
  - =PP15V\_TBT\_REG (15V Boost Output)
  - =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)
  - =PP3V3\_TBTLC\_FET (3.3V FET Output)
  - =PP3V3\_S0\_TBTMRCCTL
  - =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)
  - =PP1V05\_TBTLC\_FET (1.05V FET Output)
- Signal aliases required by this page:
- =TBT\_CLKREQ\_L
  - =TBT\_RESET\_L
- BOM options provided by this page:
- TBTBST:Y - Stuffs 15V boost circuitry.

# Thunderbolt 15V Boost Regulator




### Supervisor & CLKREQ# Isolation




### TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.




### 3.3V TBT "LC" Switch




### 1.05V TBT "LC" Switch



### 1.05V TBT "CIO" Switch



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I II NOT TO REPRODUCE OR COPY IT			
I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I IV ALL RIGHTS RESERVED			
PAGE	38 OF 132		SHEET
			37 OF 99




J4400  
20525-130E-01  
F-RT-SM

516S0853

J4410  
AXK732327G  
F-ST-SM

518S0829


SYNC MASTER=D2_KRPLER		SYNC DATE=01/13/2012	
<b>RIO CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 99	
IV ALL RIGHTS RESERVED			




PCIe/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		39 OF 99	
IV ALL RIGHTS RESERVED			


### USB Port Power Switch



### Left USB Port A




### USB/SMC Debug Mux




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
<b>USB 3.0 CONNECTORS</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			46 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			40 OF 99
IV ALL RIGHTS RESERVED			



NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		49 OF 132	
		SHEET	
		41 OF 99	

SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

Hall Effect pads


APN: 998-3029  
OMIT TABLE  
J5050  
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	

HDMI HPD ESD PROTECTION


Inversion now taking place on R10




BATLOW# ISOLATION



SMC12 PECCI SUPPORT



SMC12 SPI SUPPORT



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Apple Inc.

SMC Support

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE 50 OF 132

SHEET 42 OF 99

D

D


### LPC+SPI Connector



C

C

### SPI Bus Series Termination




B

B

A


A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	51 OF 132
		SHEET	43 OF 99




SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	52 OF 132
		SHEET	44 OF 99


PBUS Voltage Sense Enable & Filter




GPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




CPU 1.05V VCCIO Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU SA Current Sense / Filter




GFX Vcore Voltage Sense / Filter



GPU Vcore Voltage Sense / Filter



DDR3 1.5V DRAM ONLY CURRENT SENSE / FILTER



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	RES,MP,1/20M,100K,5,1/16W,0402,402,402	C5327		SENSOR_NONPROD:Y
11780008	1	RES,MP,1/20M,100K,5,1/16W,0402,402,402	C5334		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012  
PAGE 11/11

**Voltage & Load Side Current Sensing**


Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH: 53 OF 132  
PAGE: 45 OF 99


COMPUTING High Side Current Sense / Filter




GRAPHICS High Side Current Sense / Filter




OTHER High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



CPU VCore Load Side Current Sense / Filter



GFX/IG VCore Load Side Current Sense / Filter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES,MTL,P11M,100K,5,1/16W,0402,080,LF	C5451,C5461		SENSOR_NONPROD:Y

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

High Side and CPU/AXG Current Sensing

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D



REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 54 OF 132 SHEET: 46 OF 99


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK

Placement note:  
PLACE Q5501 ON TOP SIDE  
CLOSE TO THE LEFT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY


Placement note:  
PLACE Q5506 ON TOP SIDE NEAR DDR3



Placement note:  
PLACE Q5502 ON TOP SIDE  
CLOSE TO BOARD EDGE


Placement note:  
PLACE Q5504 ON TOP SIDE UNDER PCH

TW0P X29 PROXIMITY



Placement note:  
PLACE U5523 ON BOTTOM NEAR X29 CONN

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		55 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 99	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Fan Connectors		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		48 OF 99	
IV ALL RIGHTS RESERVED			




# PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+		100UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD		80UA		0.204 V	16.32E-6 W
	VDD		60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT		60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

# Keyboard Connector


# IPD Flex Connector



WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

# Caps Lock LED Drive

# All RC values are TBD



**BOM Options available to CSA 5**

TPAD_5V:SW_S4	Original implementation off PP5V_S4
TPAD_5V:LDO_S4	PP5V_S5 LDO power in S4 only
TPAD_5V:LDO_S5	PP5V_S5 LDO power

BOM GROUP	BOM OPTIONS
TPAD_5V:SW_S4	TPAD_5V_SW_S4
TPAD_5V:LDO_S4	TPAD_5V_FET, TPAD_5V_LDO
TPAD_5V:LDO_S5	TPAD_5V_NO_FET, TPAD_5V_LDO

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

KEYBOARD/TRACKPAD (1 OF 2)

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D



REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 57 OF 132  
 SHEET: 49 OF 99

### Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
 If LOW, keyboard backlight present  
 If HIGH, keyboard backlight not present  
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.



516S0899  
Keyboard Backlight Connector

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

KEYBOARD/TRACKPAD (2 OF 2)


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


PAGE: 58 OF 132  
 SHEET: 50 OF 99




Desired orientation when placed on board bottom-side (view thru top):





Circle indicates pin 1 location when placed in correct orientation



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
59 OF 132		51 OF 99	




SYNC_MASTER=D2_KRPLER		SYNC_DATE=01/13/2012	
PAGE TITLE			
<b>SPI ROM</b>			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 132
		SHEET	52 OF 99
		SIZE	D



4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456

NOTES ON CODEC I/O  
DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS



PLACE XW6200 BENEATH U6200, BETWEEN PINS 2 & 5

PAGE TITLE		SYNC DATE=03/16/2012	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		63 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		54 OF 99	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=D2_CARA		SYNC_DATE=03/16/2012	
<b>AUDIO: IV SENSE</b>			
 Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 132
		SHEET	55 OF 99

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1


SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
65 OF 132		56 OF 99	




Apple Inc.



4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
 APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		66 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		57 OF 99	



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

SYNC MASTER=02 CARA SYNC DATE=03/16/2011

PAGE TITLE AUDIO: JACK

Apple Inc. DRAWING NUMBER 051-9589 SIZE D

REVISION 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH PAGE 67 OF 132 SHEET 58 OF 99

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (D,E)	3V3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	3V3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATA4GP/GPIO 16	
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3



AUDIO CONNECTOR DETECT STATES

Signal	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	0	1	0
AUD_J1_TTYPEDET_L	1	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35383452	35381286		U6800	WAKEN A2D TO MICROPHONE

NOM R6892-C6860 FC = 106Hz  
 SSM6N15FE Vth = 0.8V to 1.5V  
 SSM6N15FE IGSS = +/-1uA  
 FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=D2 CARA SYNC DATE=03/16/2012

**AUDIO: JACK TRANSLATORS**


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IIII NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 68 OF 132 SHEET: 59 OF 99



MagSafe DC Power Jack

TDM LEVEL SHIFT

1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

Input impedance of 22.1K meets sparkitecture requirements for 15" MBP design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425V  
100MA MAX OUTPUT  
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

DC-In & Battery Connectors		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	69 OF 132		
		SHEET	60 OF 99		






INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

fb = (R7151+R7152)/R7152 = 1.349 and Vref = 0.5;  
 VID1=1, VIC0=1:  
 Vout<1,1> = Vref x fb;  
 VID1=0, VID0=1:  
 Vout<0,1> = Vref x (1+R7147 / (R7148 + R7149 )) x fb  
 VID1=1, VID0=0:  
 Vout<1,0> = Vref x (1+ (R7147 + R7148) / R7149 )) x fb  
 VID1=0, VID0=0:  
 Vout<0,0> = Vref x (1+ (R7147 / (R7148 + R7149 // R7150 )) x fb


OCP = R7141 x 8.5uA / R7140  
 OCP = 8.5A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>5V / 3.3V Power Supply</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		72 OF 132	
		SHEET	
		63 OF 99	

# DDR3 (1V5R1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	RES,HTL,FLIM,1/16W,20.0K,1,0402,SMD,LF	R7315		PPDDR:1V5
114S0342	1	RES,HTL,FLIM,1/16W,19.0K,1,0402,SMD,LF	R7315		PPDDR:1V35
114S0411	1	RES,HTL,FLIM,1/16W,1.00K,1,0402,SMD,LF	R7316		PPDDR:1V5
114S0389	1	RES,HTL,FLIM,1/16W,57.0K,1,0402,SMD,LF	R7316		PPDDR:1V35

SYMC: MASTER=00, KEPLER SYMC: DATE=01/13/2015  
PAGE TITLE


1V5R1V35V DDR3 SUPPLY

Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH: 73 OF 132  
PAGE: 64 OF 99






CPU IMVP7 & AXG VCore Regulator		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		74 OF 132			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET			
IV ALL RIGHTS RESERVED		65 OF 99			



CPU IMV7 & AXG VCore Output		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 132		
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 99		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED			


# CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES, MET. FILM, 1/16W, 2.74K, 1, 0402, 080, LP	R7605, R7645		PPCPUVCCIO:SNB
114S0264	2	RES, MET. FILM, 1/16W, 3.01K, 1, 0402, 080, LP	R7605, R7645		PPCPUVCCIO:IVB




CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	
<span style="font-weight: bold; font-size: 1.2em;">Apple Inc.</span>	DRAWING NUMBER: 051-9589 REVISION: 4.18.0 BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 76 OF 132	SHEET: 67 OF 99


### 1.8V S0 Regulator




### 1.05V SUS LDO




### 1.5V S0 Regulator



### 1.5V S0 LDO (RIO)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: Misc Power Supplies			
DRAWING NUMBER: 051-9589		SIZE: D	
REVISION: 4.18.0		BRANCH:	
PAGE: 77 OF 132		SHEET: 68 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



3.3V S4 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 GPU MISC FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5A (EDP)

3.3V SUS FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

3.3V S0 GPU FET

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE

**Power FETs**

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0  
BRANCH:  
PAGE: 78 OF 132  
SHEET: 69 OF 99


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

S5 Rail Enables & PGOOD

Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_Q2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	Toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0

5V, 3.3V, DDR S3 ENABLE



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480315	1	RES, WTL, 10K, 1/16W, 10K, 1, 0402, 080, LP	R7971		PPDDR:1V5
11480323	1	RES, WTL, 10K, 1/16W, 10K, 1, 0402, 080, LP	R7971		PPDDR:1V35

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))  
 NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Power Control 1/ENABLE

Apple Inc.

DRAWING NUMBER: 051-9589 D

REVISION: 4.18.0

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 79 OF 132




SHEET: 70 OF 99



Power aliases required by this page:  
 - =PPVCORE\_GPU  
 - =PPV35\_GPU\_FBDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NOTE: AT LEAST 2 GND VIAS & 2 POWER VIAS PER CAP


SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE KEPLER CORE/FB POWER			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 132		SHEET 72 OF 99	



Power aliases required by this page:  
 - PPIV05\_GPU\_S0\_FB  
 - PPIV05\_GPU\_FB\_PLL\_AVDD

Signal aliases required by this page:  
 (NONE)

ROM options provided by this page:  
 (NONE)





SYNC MASTER=D2\_SEAN SYNC DATE=03/05/2012  
 PAGE TITLE

**KEPLER FRAME BUFFER I/F**

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 BRANCH: (blank)  
 PAGE: 82 OF 132  
 SHEET: 73 OF 99













NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
1V05 GPU / 1V35 FB POWER SUPPLY		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	83 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	74 OF 99
IV ALL RIGHTS RESERVED			

Page Notes















Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




Apple Inc. GDDR5 Frame Buffer A
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 84 OF 132
SYNCH MASTER=D2\_SEAN
SYNCH DATE=03/05/2012
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



Metadata block containing: SYNC MASTER=D2\_SEAN, SYNC DATE=03/05/2012, GDDR5 Frame Buffer B, Apple Inc. logo, Drawing Number 051-9589, Revision 4.18.0, Page 85 OF 132, Sheet 76 OF 99, and a notice of proprietary property.



Page Notes

Power aliases required by this page:

- PP1V8\_GPU\_IPFA\_IOVDD
- PP1V8\_GPU\_IPFB\_IOVDD
- PP1V5\_GPU\_IPFC\_IOVDD
- PP1V5\_GPU\_IPFD\_IOVDD
- PP1V5\_GPU\_IPFE\_IOVDD
- PP1V5\_GPU\_IPFF\_IOVDD
- PP1V5\_GPU\_IPFB\_PLLVDD
- PP1V5\_GPU\_IPFC\_PLLVDD
- PP1V5\_GPU\_IPFD\_PLLVDD
- PP1V5\_GPU\_IPFE\_PLLVDD
- PP1V5\_GPU\_IPFF\_PLLVDD

Signal aliases required by this page:

(NONE)

ROM options provided by this page:

- J31YES
- D3YES

GPU PLL VDD

Apple Inc.

KEPLER EDP/DP/GPIO

Apple logo

Apple Inc.

051-9589






4.18.0

86 OF 132

77 OF 99

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880013	1	RES, 5.0000M, 0201	R8711		FR_30_SMB0003
11880414	1	RES, 5.0000M, 0201	R8711		FR_30_HYDIX_M_DIE
11880230	1	RES, 5.0000M, 1.1/20W, 0201	R8711		FR_30_HYDIX_A_DIE

Die Rev | Strap  
D-DIE | 0x1  
M-DIE | 0x0  
A-DIE | 0x4

Straps for GK107. GF108 support has been removed.



STRAP NOTES:  
CURRENTLY STUFFED FOR GF108a/GK107-GTX  
STUFF R8704 FOR THICK DIE  
STUFF R8705 FOR THIN DIE



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

KEPLER GPIOs, CLK & STRAPS

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0







NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 87 OF 132 SHEET: 78 OF 99

Power aliases required by this page:  
 - PP3V3\_GPU\_VDD33  
 - PP1V05\_GPU\_PEX\_PLLVDD  
 - PP1V05\_GPU\_PEX\_PLLVDD

Signal aliases required by this page:  
 (NONE)

Net options provided by this page:  
 (NONE)



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012

**KEPLER PEX PWR/GNDS**


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 88 OF 132 SHEET: 79 OF 99



Stuff option for GPIO control

R8981 = PSI Control  
R8982 = VID6 control (old connection)  
R8983 = DPSLP Control

Do not config  
PSI\_L = HIGH & DPSLP\_EN = HIGH

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
<b>GFX IMVP VCore Regulator</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9589	D
		REVISION	4.18.0
BRANCH		PAGE	89 OF 132
SHEET		80 OF 99	



8

7

6

5

4


3

2

1

# LCD PANEL INTERFACE (eDP)

CRITICAL  
J9000  
20525-130E-01  
F-RT-SM



### LCD Panel HPD & AUX strapping

SYNCH MASTER=D2 KEPLER		SYNCH DATE=01/13/2012	
PAGE TITLE			
eDP Display Connector		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	90 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	81 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C


C

B









B

A

A



CONNECT I2C TO LCD BKLT IC



Apple Inc. eDP Mux

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


91 OF 132

82 OF 99

### DP A & DP B AUX MUX



### DP A & DP B DDC MUX




### MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012  
 eDP Muxed Graphics Support  
 Apple Inc.  
 DRAWING NUMBER: 051-9589 SIZE: D  
 REVISION: 4.18.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 PAGE: 92 OF 132  
 SHEET: 83 OF 99

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES.MTL.FILM.1/20W.17.VK.1.0201.SMD.LF	R9410,R9413		TBTHV:P12V
118S0145	2	RES.MTL.FILM.1/20W.17.VK.1.0201.SMD.LF	R9411,R9414		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)



### Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100k (DPv1.1a).

Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	94 OF 132
		SHEET	84 OF 99


### 3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9610,R9613		
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9611,R9614		

### Thunderbolt Connector B



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9589	D
		REVISION	
		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		96 OF 132	
SHEET		85 OF 99	

PPBUS S0 LCDBKLT FET


MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.715 A (EDP)

CRITICAL  
Q9706  
FDC638APZ\_SEMS001  
SSOT6-HF

PPBUS\_SW LCDBKLT PWR

THERE IS A SENSE RESISTOR BETWEEN  
PPBUS\_SW\_LCDBKLT\_PWR  
AND PPBUS\_SW\_BKL  
ON THE SENSOR PAGE

NEED VALUE CHANGES FOR 55V AND 96 LEDS !!!



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	6	RES, 0.000, 0402	R9717, R9718, R9719, R9720, R9721, R9722		D_BKL:PROD

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

**LCD Backlight Driver (LP8545)**


Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 97 OF 132  
SHEET: 86 OF 99

PCH VCCIO (1.05V S0) REGULATOR




SYMC MASTER=00, KEPLER		SYMC_DATE=01/13/2015	
PAGE TITLE			
PCH VCCIO (1.05V) POWER SUPPLY			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
98 OF 132		87 OF 99	

### GPU Rail Sequencing


KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:

- 1) GPU\_3.3V
- 2) IFX IOVDD - 1.8V
- 3) GPUVCORE
- 4) FBVDDQ/GDORS 1.35V
- 5) PEKVDQ/Q OR IFPY IOVDD - 1.05V




NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

### EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.  
NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX


### Unused PGOOD signal




### PEG\_R2D\_P<0>




### PEG\_R2D\_P<5>



### PEG\_R2D\_P<3>




### PEG\_R2D\_P<7>




PLACE R9910 - R9917 CLOSE TO U8000

### PCIE TEST STRUCTURES (FOR LAB USE)


### PEG\_D2R\_P<0>



### PEG\_D2R\_P<4>



### PEG\_D2R\_P<7>



PLACE R9920 - R9927 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Sequencing EG/PCH S0			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		99 OF 132	
BRANCH		SHEET	
		88 OF 99	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_BML	*	8 MIL	?	CPU_VREF	*	12 MIL	?
CPU_COMP	*	20 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RXX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RXX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>
FDI_FSYNC	CHU_50S	CHU_AGTL	FDI_FSYNC<1..0>
FDI_LSYNC	CHU_50S	CHU_AGTL	FDI_LSYNC<1..0>
FDI_INT	CHU_50S	CHU_AGTL	FDI_INT
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU N
DP_INT_IG_ML	DR_85D	DISPLAYDET	DP_INT_IG_ML P<3:0>
DP_INT_IG_ML	DR_85D	DISPLAYDET	DP_INT_IG_ML N<3:0>
DP_INT_IG_AUX_P	DR_85D	DISPLAYDET	DP_INT_IG_AUX_P
DP_INT_IG_AUX_N	DR_85D	DISPLAYDET	DP_INT_IG_AUX_N
CPU_EDP_COMP	CHU_27P4S	CHU_COMP	CPU_EDP_COMP
CPU_PEG_COMP	CHU_27P4S	CHU_COMP	CPU_PEG_COMP
CPU_CPG	CHU_50S	CHU_ITP	CPU_CPG<17..0>
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M N
ITPXDPP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXDPP_CLK100M P
ITPXDPP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXDPP_CLK100M N
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN
XDP_CPU_TDI	CHU_50S	CHU_ITP	XDP_CPU_TDI
XDP_CPU_TDO	CHU_50S	CHU_ITP	XDP_CPU_TDO
XDP_CPU_TMS	CHU_50S	CHU_ITP	XDP_CPU_TMS
XDP_CPU_TCK	CHU_50S	CHU_ITP	XDP_CPU_TCK
XDP_CPU_TRST_L	CHU_50S	CHU_ITP	XDP_CPU_TRST_L
XDP_BPM_L<3..0>	CHU_50S	CHU_ITP	XDP_BPM_L<3..0>
XDP_BPM_L<7..4>	CHU_50S	CHU_ITP	XDP_BPM_L<7..4>
XDP_DBRESET_L	CHU_50S	CHU_ITP	XDP_DBRESET_L
XDP_CPU_PRDY_L	CHU_50S	CHU_ITP	XDP_CPU_PRDY_L
XDP_CPU_PREG_L	CHU_50S	CHU_ITP	XDP_CPU_PREG_L
CPU_CATERER_L	CHU_50S	CHU_AGTL	CPU_CATERER_L
CPU_PROC_SEL_L	CHU_50S	CHU_AGTL	CPU_PROC_SEL_L
CPU_PRCI	CHU_50S	CHU_VID	CPU_PRCI
CPU_PROCHOT_L	CHU_50S	CHU_AGTL	CPU_PROCHOT_L
XDP_CPU_PWRGD	CHU_50S	CHU_ITP	XDP_CPU_PWRGD
PM_THRMTRIP_L	CHU_50S	CHU_BML	PM_THRMTRIP_L
PM_SYNC	CHU_50S	CHU_AGTL	PM_SYNC
PM_MEM_PWRGD	CHU_50S	CHU_AGTL	PM_MEM_PWRGD
CPU_PWRGD	CHU_50S	CHU_AGTL	CPU_PWRGD
CPU_SM_RCOMP<2..0>	CHU_27P4S	CHU_COMP	CPU_SM_RCOMP<2..0>
CPU_VIDSOUT	CHU_50S	CHU_VID	CPU_VIDSOUT
CPU_VIDSCLK	CHU_50S	CHU_VID	CPU_VIDSCLK
CPU_VIDALERT_L	CHU_50S	CHU_VID	CPU_VIDALERT_L
CPU_VCCSA_VID<1..0>	CHU_55S	CHU_VID	CPU_VCCSA_VID<1..0>
CPU_VCCSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	CHU_27P4S	CHU_VCCIOSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	CHU_27P4S	CHU_VCCIOSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	CHU_27P4S	CHU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VCCSASENSE	CHU_50S	CHU_AGTL	CPU_VCCSASENSE
PPCPU_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PPCPU_MEM_VREFD0_A
PPCPU_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PPCPU_MEM_VREFD0_B
PP0V75_S3_MEM_VREFD0_A	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFD0_A
PP0V75_S3_MEM_VREFD0_B	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFD0_B
PP0V75_S3_MEM_VREFCA_A	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFCA_A
PP0V75_S3_MEM_VREFCA_B	CHU_VREF	CHU_VREF	PP0V75_S3_MEM_VREFCA_B
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N
PEG_R2D P<7..0>	PEG_80D	PEG_R2D	PEG_R2D P<7..0>
PEG_R2D N<7..0>	PEG_80D	PEG_R2D	PEG_R2D N<7..0>
PEG_R2D C P<7..0>	PEG_80D	PEG_R2D	PEG_R2D C P<7..0>
PEG_R2D C N<7..0>	PEG_80D	PEG_R2D	PEG_R2D C N<7..0>
PEG_D2R P<7..0>	PEG_80D	PEG_D2R	PEG_D2R P<7..0>
PEG_D2R N<7..0>	PEG_80D	PEG_D2R	PEG_D2R N<7..0>
PEG_D2R C P<7..0>	PEG_80D	PEG_D2R	PEG_D2R C P<7..0>
PEG_D2R C N<7..0>	PEG_80D	PEG_D2R	PEG_D2R C N<7..0>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE

**CPU Constraints**

Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D  
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 100 OF 132  
SHEET: 89 OF 99

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_DQS	MEM_*	*	MEM_QS2MEM
MEM_*	*	*	MEM_2OTHER
MEM_A_DQ_BYTE*	MEM_A_DQ_BYTE*	*	MEM_DQBL2BL
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH

#### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.  
SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..2>
MEM_B_CNTRL1	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..1>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..7>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<6>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<5..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

Apple Inc.

051-9589

4.18.0

101 OF 132

90 OF 99

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

### Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	001, 1014, 1019, 10113	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP,BOTTOM	=4:1_SPACING	?
LVDS	001, 1014, 1019, 10113	=4:1_SPACING	?	LVDS	TOP,BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	001, 1014, 1019, 10113	=5:1_SPACING	?	SATA	TOP,BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	001, 1014, 1019, 10113	=4:1_SPACING	?	USB	TOP,BOTTOM	=4:1_SPACING	?
USB_RBIAIS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

### USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	001, 1014, 1019, 10113	=5:1_SPACING	?	USB3	TOP,BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
	LVDS	85D	LVDS IG A CLK P	9 18
	LVDS	85D	LVDS IG A CLK N	9 18
	LVDS	85D	LVDS IG A DATA P<2..0>	9 18
	LVDS	85D	LVDS IG A DATA N<2..0>	9 18
	LVDS	85D	LVDS IG A DATA P<3>	9 18
	LVDS	85D	LVDS IG A DATA N<3>	9 18
	LVDS	85D	LVDS IG B DATA P<2..0>	9 18
	LVDS	85D	LVDS IG B DATA N<2..0>	9 18
	SATA	90D	SATA HDD R2D C P	17 39
	SATA	90D	SATA HDD R2D C N	17 39
	SATA	90D	SATA HDD D2R P	17 39
	SATA	90D	SATA HDD D2R N	17 39
	SATA	90D	SATA SSD D2R MUX OUT P	39
	SATA	90D	SATA SSD D2R MUX OUT N	39
	SATA	90D	SATA SSD R2D MUX IN P	39
	SATA	90D	SATA SSD R2D MUX IN N	39
	SATA	90D	SATA SSD D2R P	39
	SATA	90D	SATA SSD D2R N	39
	SATA	90D	SATA SSD R2D P	39
	SATA	90D	SATA SSD R2D N	39
	SATA	90D	SATA HDD R2D UP P	
	SATA	90D	SATA HDD R2D UP N	
	SATA	90D	SATA ODD R2D C P	9 17
	SATA	90D	SATA ODD R2D C N	9 17
	SATA	90D	SATA ODD R2D P	
	SATA	90D	SATA ODD R2D N	
	SATA	90D	SATA ODD D2R P	9 17
	SATA	90D	SATA ODD D2R N	9 17
	SATA	90D	SATA ODD D2R UP P	
	SATA	90D	SATA ODD D2R UP N	
	PCH	SATA3_ICOMP	PCH SATA3ICOMP	17
	PCH	SATA_ICOMP	PCH SATAICOMP	17
	USB	HUB1_UP	USB EXT B XHCI P	19 26
	USB	HUB1_UP	USB EXT B XHCI N	19 26
	USB	HUB1_UP	USB EXT B XHCI P	19 26
	USB	HUB1_UP	USB EXT B XHCI N	19 26
	USB	HUB2_UP	USB HUB UP P	19 26
	USB	HUB2_UP	USB HUB UP N	19 26
	USB	EXTA	USB EXTA P	19 40
	USB	EXTA	USB EXTA N	19 40
	USB	EXTB	USB EXTB P	7 26 38
	USB	EXTB	USB EXTB N	7 26 38
	USB	EXTC	USB EXTC P	9 19
	USB	EXTC	USB EXTC N	9 19
	USB	CAMERA	USB CAMERA CONN P	7 34
	USB	CAMERA	USB CAMERA CONN N	7 34
	USB	BT	USB BT P	9 34
	USB	BT	USB BT N	9 34
	USB	BT	USB BT CONN P	7 34
	USB	BT	USB BT CONN N	7 34
	USB	BT	USB BT WAKE P	34
	USB	BT	USB BT WAKE N	34
	USB	TPAD	USB TPAD P	9 49
	USB	TPAD	USB TPAD N	9 49
	USB	FR	USB SMC P	9 41
	USB	FR	USB SMC N	9 41
	PCH	USB_RBIAIS	PCH USB RBIAIS	19
	USB	EXTD	USB EXT D XHCI P	19 26
	USB	EXTD	USB EXT D XHCI N	19 26
	USB	EXTA	USB EXTA MIXED P	40
	USB	EXTA	USB EXTA MIXED N	40
	USB	CAMERA	USB CAMERA P	19 34
	USB	CAMERA	USB CAMERA N	19 34
	USB	LT1	USB LT1 P	40
	USB	LT1	USB LT1 N	40
	USB3	EXTB_TX	USB3 EXTB TX P	19 38
	USB3	EXTB_TX	USB3 EXTB TX N	19 38
	USB3	EXTB_RX	USB3 EXTB RX P	7 19 38
	USB3	EXTB_RX	USB3 EXTB RX N	7 19 38
	USB3	EXTC_TX	USB3 EXTC TX P	9 19
	USB3	EXTC_TX	USB3 EXTC TX N	9 19
	USB3	EXTC_RX	USB3 EXTC RX P	9 19
	USB3	EXTC_RX	USB3 EXTC RX N	9 19
	USB3	EXTA_TX	USB3 EXTA TX P	19 40
	USB3	EXTA_TX	USB3 EXTA TX N	19 40
	USB3	EXTA_RX	USB3 EXTA RX P	19 40
	USB3	EXTA_RX	USB3 EXTA RX N	19 40

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK CLK32K RTC	17 25
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK CLK25M SB	17 25
SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK CLK25M ENET	17
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK CLK25M TBT	25 35
SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK CLK25M TBT R	35

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012  
PAGE TITLE

### PCH Constraints 1

Apple Inc. DRAWING NUMBER 051-9589 SIZE D  
REVISION 4.18.0  
BRANCH

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE 102 OF 132  
SHEET 91 OF 99

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	7 17 41 43 82
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	7 17 41 43 82
LPC_RESET_L	LPC_50S	LPC	LPC_RESET_L	25
PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19 25
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	25 41
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LECPLUS	7 25 43
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 44
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	17 44
SMBUS_PCH_A_CLK	SMB_50S	SMB	SML_PCH_0_CLK	17 44
SMBUS_PCH_A_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 44
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 44
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 44
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 53
HDA_BIT_CLK_R	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 53
HDA_SYNC_R	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_L	17
HDA_RST_R	HDA_50S	HDA	HDA_RST_R	17 53
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 53
AUD_SDI_R	HDA_50S	HDA	AUD_SDI_R	53
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 53
HDA_SDOUT_R	HDA_50S	HDA	HDA_SDOUT_R	17 25
SPI_CLK_R	SPI_55S	SPI	SPI_CLK_R	17 43
SPI_CLK	SPI_55S	SPI	SPI_CLK	43
SPI_MOSI_R	SPI_55S	SPI	SPI_MOSI_R	17 43
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	43
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 43
SPI_CS0_R_L	SPI_55S	SPI	SPI_CS0_R_L	17 43
SPI_CS0_L	SPI_55S	SPI	SPI_CS0_L	43
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE_ENET_R2D_P	
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE_ENET_R2D_N	
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	7 17 38
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	7 17 38
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE_ENET_D2R_P	7 17 38
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE_ENET_D2R_N	7 17 38
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE_AP_R2D_P	7 34
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE_AP_R2D_N	7 34
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 34
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 34
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE_AP_D2R_P	17 34
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE_AP_D2R_N	17 34
PCIE_AP_D2R_PI_P	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P	7 34
PCIE_AP_D2R_PI_N	PCIE_85D	PCIE	PCIE_AP_D2R_PI_N	7 34
PCIE_AP_R2D_PI_P	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P	34
PCIE_AP_R2D_PI_N	PCIE_85D	PCIE	PCIE_AP_R2D_PI_N	34
PCIE_SSD_D2R_MUX_OUT_P	PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_P	39
PCIE_SSD_D2R_MUX_OUT_N	PCIE_85D	PCIE	PCIE_SSD_D2R_MUX_OUT_N	39
PCIE_SSD_R2D_C_P<1..0>	PCIE_85D	PCIE	PCIE_SSD_R2D_C_P<1..0>	9 39
PCIE_SSD_R2D_C_N<1..0>	PCIE_85D	PCIE	PCIE_SSD_R2D_C_N<1..0>	9 39
PCIE_SSD_D2R_P<1..0>	PCIE_85D	PCIE	PCIE_SSD_D2R_P<1..0>	9 39
PCIE_SSD_D2R_N<1..0>	PCIE_85D	PCIE	PCIE_SSD_D2R_N<1..0>	9 39
PCIE_SSD_R2D_MUX_IN_P	PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_P	39
PCIE_SSD_R2D_MUX_IN_N	PCIE_85D	PCIE	PCIE_SSD_R2D_MUX_IN_N	39
PCIE_SSD_D2R_C_P<1>	PCIE_85D	PCIE	PCIE_SSD_D2R_C_P<1>	39
PCIE_SSD_D2R_C_N<1>	PCIE_85D	PCIE	PCIE_SSD_D2R_C_N<1>	39
PCIE_SSD_R2D_P<1>	PCIE_85D	PCIE	PCIE_SSD_R2D_P<1>	39
PCIE_SSD_R2D_N<1>	PCIE_85D	PCIE	PCIE_SSD_R2D_N<1>	39
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	17 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	17 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK14P3M_REFCLK	17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCH_CLK33M_PCIEIN	17 25
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEX_TSTCLK_O_P	71 95
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEX_TSTCLK_O_N	71 95
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	17 71
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	17 71
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 17 38
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 17 38
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	17 34
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	17 34
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_FW_P	9 17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_FW_N	9 17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	17 39
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	17 39
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	9 17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	9 17
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_R2D_C_P<3..0>	9 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_R2D_C_N<3..0>	9 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_R2D_P<3..0>	35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_R2D_N<3..0>	35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_D2R_P<3..0>	9 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_D2R_N<3..0>	9 35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_D2R_C_P<3..0>	35
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_TBT_D2R_C_N<3..0>	35

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH Constraints 2

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 103 OF 132 SHEET: 92 OF 99

### DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5X_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7X_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP\_\*D physical rules.  
 TABLE\_PHYSICAL\_ASSIGNMENT symbols must be used to create the assignments.  
 Proper differential impedance depends on mDP connector used.  
 For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

### Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TBT_A_E2D	TBTTP_85N	TBTTP	TBT A E2D C P<1..0>	7 35 84
TBT_A_E2D	TBTTP_85N	TBTTP	TBT A E2D C N<1..0>	7 35 84
	TBTTP_85N	TBTTP	TBT A E2D P<1..0>	7 84
	TBTTP_85N	TBTTP	TBT A E2D N<1..0>	7 84
DP_TBTPA_ML	DP_85D	DISLAYROET	DP TBTPA ML C P<3..1:2>	35 84
DP_TBTPA_ML	DP_85D	DISLAYROET	DP TBTPA ML C N<3..1:2>	35 84
	DP_85D	DISLAYROET	DP TBTPA ML P<3..1:2>	84
	DP_85D	DISLAYROET	DP TBTPA ML N<3..1:2>	84
	DP_85D	DISLAYROET	DP A LSX ML P<1>	84
	DP_85D	DISLAYROET	DP A LSX ML N<1>	84
	TBTTP_85N	TBTTP	TBT A D2R C P<1..0>	7 84
	TBTTP_85N	TBTTP	TBT A D2R C N<1..0>	7 84
TBT_A_D2R	TBTTP_85N	TBTTP	TBT A D2R P<1..0>	7 35 84
TBT_A_D2R	TBTTP_85N	TBTTP	TBT A D2R N<1..0>	7 35 84
TBT_A_AUXCH	DP_85D	DISLAYROET	DP TBTPA AUXCH C P	35 84
TBT_A_AUXCH	DP_85D	DISLAYROET	DP TBTPA AUXCH C N	35 84
	DP_85D	DISLAYROET	DP TBTPA AUXCH P	84
	DP_85D	DISLAYROET	DP TBTPA AUXCH N	84
	DP_85D	DISLAYROET	DP A AUXCH DDC P	84
	DP_85D	DISLAYROET	DP A AUXCH DDC N	84
	TBTTP_85N	TBTTP	TBT A D2R1 AUXDDC P	84
	TBTTP_85N	TBTTP	TBT A D2R1 AUXDDC N	84
TBT_B_E2D	TBTTP_85N	TBTTP	TBT B E2D C P<1..0>	7 35 85
TBT_B_E2D	TBTTP_85N	TBTTP	TBT B E2D C N<1..0>	7 35 85
	TBTTP_85N	TBTTP	TBT B E2D P<1..0>	7 85
	TBTTP_85N	TBTTP	TBT B E2D N<1..0>	7 85
DP_TBTPB_ML	DP_85D	DISLAYROET	DP TBTPB ML C P<3..1:2>	35 85
DP_TBTPB_ML	DP_85D	DISLAYROET	DP TBTPB ML C N<3..1:2>	35 85
	DP_85D	DISLAYROET	DP TBTPB ML P<3..1:2>	85
	DP_85D	DISLAYROET	DP TBTPB ML N<3..1:2>	85
	DP_85D	DISLAYROET	DP B LSX ML P<1>	85
	DP_85D	DISLAYROET	DP B LSX ML N<1>	85
	TBTTP_85N	TBTTP	TBT B D2R C P<1..0>	7 85
	TBTTP_85N	TBTTP	TBT B D2R C N<1..0>	7 85
TBT_B_D2R	TBTTP_85N	TBTTP	TBT B D2R P<1..0>	7 35 85
TBT_B_D2R	TBTTP_85N	TBTTP	TBT B D2R N<1..0>	7 35 85
TBT_B_AUXCH	DP_85D	DISLAYROET	DP TBTPB AUXCH C P	35 85
TBT_B_AUXCH	DP_85D	DISLAYROET	DP TBTPB AUXCH C N	35 85
	DP_85D	DISLAYROET	DP TBTPB AUXCH P	85
	DP_85D	DISLAYROET	DP TBTPB AUXCH N	85
	DP_85D	DISLAYROET	DP B AUXCH DDC P	85
	DP_85D	DISLAYROET	DP B AUXCH DDC N	85
	TBTTP_85N	TBTTP	TBT B D2R1 AUXDDC P	85
	TBTTP_85N	TBTTP	TBT B D2R1 AUXDDC N	85

Only used on dual-port hosts.

### Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	DP_85D	DISLAYROET	DP TBTSRC ML C P<3..0>	
	DP_85D	DISLAYROET	DP TBTSRC ML C N<3..0>	
	DP_85D	DISLAYROET	DP TBTSRC AUXCH C P	
	DP_85D	DISLAYROET	DP TBTSRC AUXCH C N	
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI	TBT SPI CLK	35
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI	TBT SPI MOSI	35
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI	TBT SPI MISO	35
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI	TBT SPI CS L	35

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	105 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	93 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_500	0300	SMBUS_SMC_2_S3_SCL	7 41 44
SMBUS_SMC_2_S3_SDA	SMB_500	0300	SMBUS_SMC_2_S3_SDA	7 41 44
SMBUS_SMC_1_S0_SCL	SMB_500	0300	SMBUS_SMC_1_S0_SCL	41 44
SMBUS_SMC_1_S0_SDA	SMB_500	0300	SMBUS_SMC_1_S0_SDA	41 44
SMBUS_SMC_0_S0_SCL	SMB_500	0300	SMBUS_SMC_0_S0_SCL	41 44
SMBUS_SMC_0_S0_SDA	SMB_500	0300	SMBUS_SMC_0_S0_SDA	41 44
SMBUS_SMC_5_SCL	SMB_500	0300	SMBUS_SMC_5_SCL	41 44
SMBUS_SMC_5_SDA	SMB_500	0300	SMBUS_SMC_5_SDA	41 44
SMBUS_SMC_3_SCL	SMB_500	0300	SMBUS_SMC_3_SCL	41 44
SMBUS_SMC_3_SDA	SMB_500	0300	SMBUS_SMC_3_SDA	41 44

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	PAGE
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	61
	1TO1_DIFFPAIR		CHGR_CSI_N	61
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	61
	1TO1_DIFFPAIR		CHGR_CSO_N	61

D

D

C


C

B

B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
<b>SMC Constraints</b>			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	106 OF 132
		SHEET	94 OF 99

8

7

6

5

4

3

2

1

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5\_45R50SE, GDDR5\_45SE, GDDR5\_80D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5\_CLK, GDDR5\_CMD, GDDR5\_DATA, GDDR5\_EDC.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP\_85D, HDMI\_90D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, HDMI.

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various net types like FB\_A0\_CLK, FB\_A1\_CMD, FB\_A0\_EDC, etc.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various net types like FB\_B0\_CLK, FB\_B1\_CMD, FB\_B0\_EDC, etc.

MUXGFX & DP AUX MUX NET PROPERTIES

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists net types for DP and MUXGFX like DP\_INT\_ML\_C, DP\_INT\_AUX\_C, etc.

Kepler Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists net types for Kepler like GPU\_OSC\_27M\_XTALIN, GPU\_OSC\_27M\_XTALOUT, etc.

GPU (Kepler) CONSTRAINTS. Includes Apple Inc. logo, drawing number 051-9589, revision 4.18.0, and a notice of proprietary property.

D

C

B

A

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_550	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
THERM_L101_550	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
DIFFPAIR	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+11_DIFFPAIR	+11_DIFFPAIR
AUDIO0DIFF	*	+11_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_550_CP01M0VISH1	*	+11_DIFFPAIR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	0.2 MM	0.2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+211_SPACING	?
THERM	*	+211_SPACING	?
AUDIO	*	+211_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VOCSENSE	GND	*	GND_P20M

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
PCIe	GND	*	GND_P20M
SATA	GND	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SR_POWER	*	SR_P20M
SATA	SR_POWER	*	SR_P20M
USB	SR_POWER	*	SR_P20M

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
SR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P20M
GND	MEM_CMD	*	GND_P20M
GND	MEM_TTL	*	GND_P20M
GND	MEM*_DO*_RTN*	*	GND_P20M
GND	MEM_DQS	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIe_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
CPU_27F4S	BOTTOM	OVERWRITE	OVERWRITE	0.23 MM	100 MIL	OVERWRITE	OVERWRITE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SENSE_DIFFPAIR	THERM_L101_550	CPUTMNSNS_D2_P	47
SENSE_DIFFPAIR	THERM_L101_550	CPUTMNSNS_D2_N	47
SENSE_DIFFPAIR	THERM_L101_550	DDR3THMNSNS_D1_P	47
SENSE_DIFFPAIR	THERM_L101_550	DDR3THMNSNS_D1_N	47
SENSE_DIFFPAIR	THERM_L101_550	GPU_TDIODE_P	47
SENSE_DIFFPAIR	THERM_L101_550	GPU_TDIODE_N	47
SENSE_DIFFPAIR	THERM_L101_550	VCCSARD_CS_P	45
SENSE_DIFFPAIR	THERM_L101_550	VCCSARD_CS_N	45
SENSE_DIFFPAIR	THERM_L101_550	VCCSAISNS_R_P	45
SENSE_DIFFPAIR	THERM_L101_550	VCCSAISNS_R_N	45
SENSE_DIFFPAIR	THERM_L101_550	ISNS_IV5_MEM_R_P	45
SENSE_DIFFPAIR	THERM_L101_550	ISNS_IV5_MEM_R_N	45
SENSE_DIFFPAIR	THERM_L101_550	CPUVCCIO90_CS_P	45
SENSE_DIFFPAIR	THERM_L101_550	CPUVCCIO90_CS_N	45
SENSE_DIFFPAIR	THERM_L101_550	CPUVCCIOISNS_R_P	45
SENSE_DIFFPAIR	THERM_L101_550	CPUVCCIOISNS_R_N	45
SENSE_DIFFPAIR	THERM_L101_550	GPUISNS_N	45
SENSE_DIFFPAIR	THERM_L101_550	GPUISNS_P	45
SENSE_DIFFPAIR	THERM_L101_550	ISNS_IV5_MEM_N	45
SENSE_DIFFPAIR	THERM_L101_550	ISNS_IV5_MEM_P	45
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_N	96
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_P	96
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_N	96
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_P	96
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_R_N	99
SENSE_DIFFPAIR	THERM_L101_550	ISNS_AIRPORT_R_P	99
SENSE_DIFFPAIR	THERM_L101_550	ISNS_LCDRELT_N	96
SENSE_DIFFPAIR	THERM_L101_550	ISNS_LCDRELT_P	96
SENSE_DIFFPAIR	THERM_L101_550	GPUFS_CS_P	74
SENSE_DIFFPAIR	THERM_L101_550	GPUFS_CS_N	74
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_P	98
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_N	98
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_P	98
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_N	98
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_P	98
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_N	98
SENSE_DIFFPAIR	THERM_L101_550	PIV05_GPU_CS_P	74
SENSE_DIFFPAIR	THERM_L101_550	PIV05_GPU_CS_N	74
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_P	99
SENSE_DIFFPAIR	THERM_L101_550	ISNS_PP1V0_S0GPU_R_N	99
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNSIG_P	46
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNSIG_N	46
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNSIG_R_P	46
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNSIG_R_N	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_OTHER_P	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_OTHER_N	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_GPU_P	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_GPU_N	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_COMPUTING_P	46
SENSE_DIFFPAIR	THERM_L101_550	ISNS_HS_COMPUTING_N	46
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNS_P	46
SENSE_DIFFPAIR	THERM_L101_550	CPUIMVP_ISNS_N	46
SENSE_DIFFPAIR	THERM_L101_550	ADCI_VSENSE_P	46
SENSE_DIFFPAIR	THERM_L101_550	ADCI_VSENSE_N	46
SENSE_DIFFPAIR	THERM_L101_550	ADC2_VSENSE_P	96
SENSE_DIFFPAIR	THERM_L101_550	ADC2_VSENSE_N	96
SENSE_DIFFPAIR	THERM_L101_550	ADC2_ISENSE_P	96
SENSE_DIFFPAIR	THERM_L101_550	ADC2_ISENSE_N	96
SENSE_DIFFPAIR	THERM_L101_550	ADC2_ISENSE_P	96
SENSE_DIFFPAIR	THERM_L101_550	ADC2_ISENSE_N	96
SENSE_DIFFPAIR	THERM_L101_550	SPKR_R_SENSE_P	96
SENSE_DIFFPAIR	THERM_L101_550	SPKR_R_SENSE_N	96
SENSE_DIFFPAIR	THERM_L101_550	SPKR_L_SENSE_P	96
SENSE_DIFFPAIR	THERM_L101_550	SPKR_L_SENSE_N	96
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO1_L_P	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO1_L_N	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO1_R_P	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO1_R_N	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO2_L_P	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO2_L_N	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO2_R_P	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_LO2_R_N	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_MIC_INL_P	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_MIC_INL_N	53
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_LIN_P	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_LIN_N	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_RIN_P	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_RIN_N	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_LSUBIN_P	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_LSUBIN_N	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_RSUBIN_P	57
SENSE_DIFFPAIR	THERM_L101_550	AUD_SPERAMP_RSUBIN_N	57
SENSE_DIFFPAIR	THERM_L101_550	LSPKR_INTIV_RSENSE_P	57
SENSE_DIFFPAIR	THERM_L101_550	LSPKR_INTIV_RSENSE_N	57
SENSE_DIFFPAIR	THERM_L101_550	RSPKR_INTIV_RSENSE_P	57
SENSE_DIFFPAIR	THERM_L101_550	RSPKR_INTIV_RSENSE_N	57
SENSE_DIFFPAIR	THERM_L101_550	LSPKR_INTIV_P	57
SENSE_DIFFPAIR	THERM_L101_550	LSPKR_INTIV_N	57
SENSE_DIFFPAIR	THERM_L101_550	RSPKR_INTIV_P	57
SENSE_DIFFPAIR	THERM_L101_550	RSPKR_INTIV_N	57
SENSE_DIFFPAIR	THERM_L101_550	ISNS_TBT_N	59
SENSE_DIFFPAIR	THERM_L101_550	ISNS_TBT_P	59
SENSE_DIFFPAIR	THERM_L101_550	ISNS_TBT_R_N	59
SENSE_DIFFPAIR	THERM_L101_550	ISNS_TBT_R_P	59

D2 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIe_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	7
PCIe_CLK100M_AP_CONN_P	CLK_PCIE	PCIe_CLK100M_AP_CONN_P	7
PCIe_CLK100M_AP_CONN_N	CLK_PCIE	PCIe_CLK100M_AP_CONN_N	7
CHGR_CSI_R_P	L101_DIFFPAIR	CHGR_CSI_R_P	61
CHGR_CSI_R_N	L101_DIFFPAIR	CHGR_CSI_R_N	61
CHGR_CSO_R_P	L101_DIFFPAIR	CHGR_CSO_R_P	61
CHGR_CSO_R_N	L101_DIFFPAIR	CHGR_CSO_R_N	61
USB2_EXTA_MIXED_P	USB_EXTA	USB2_EXTA_MIXED_P	7
USB2_EXTA_MIXED_N	USB_EXTA	USB2_EXTA_MIXED_N	7
USB2_IT1_P	USB_EXTA	USB2_IT1_P	7
USB2_IT1_N	USB_EXTA	USB2_IT1_N	7
CONN_USB2_ST_P	USB_EXTA	CONN_USB2_ST_P	7
CONN_USB2_ST_N	USB_EXTA	CONN_USB2_ST_N	7
USB_IT2_P	USB_EXTA	USB_IT2_P	7
USB_IT2_N	USB_EXTA	USB_IT2_N	7
SPKRAMP_LIN_P	AUDIO	SPKRAMP_LIN_P	57
SPKRAMP_LIN_N	AUDIO	SPKRAMP_LIN_N	57
SPKRAMP_RIN_P	AUDIO	SPKRAMP_RIN_P	57
SPKRAMP_RIN_N	AUDIO	SPKRAMP_RIN_N	57
SSM2375SL_P	AUDIO	SSM2375SL_P	57
SSM2375SL_N	AUDIO	SSM2375SL_N	57
SSM2375SR_P	AUDIO	SSM2375SR_P	57
SSM2375SR_N	AUDIO	SSM2375SR_N	57
SPKRCONN_SL_OUT_P_R	AUDIO	SPKRCONN_SL_OUT_P_R	7
SPKRCONN_SL_OUT_N_R	AUDIO	SPKRCONN_SL_OUT_N_R	7
SPKRCONN_SL_OUT_P	AUDIO	SPKRCONN_SL_OUT_P	7
SPKRCONN_SL_OUT_N	AUDIO	SPKRCONN_SL_OUT_N	7
LSPKR_VSENSE_FILT_P	AUDIO	LSPKR_VSENSE_FILT_P	7
LSPKR_VSENSE_FILT_N	AUDIO	LSPKR_VSENSE_FILT_N	7
RSPKR_VSENSE_FILT_P	AUDIO	RSPKR_VSENSE_FILT_P	7
RSPKR_VSENSE_FILT_N	AUDIO	RSPKR_VSENSE_FILT_N	7
SPKRCONN_SR_OUT_P_R	AUDIO	SPKRCONN_SR_OUT_P_R	7
SPKRCONN_SR_OUT_N_R	AUDIO	SPKRCONN_SR_OUT_N_R	7
SPKRCONN_SR_OUT_P	AUDIO	SPKRCONN_SR_OUT_P	7
SPKRCONN_SR_OUT_N	AUDIO	SPKRCONN_SR_OUT_N	7
LSPKR_ISENSE_FILT_P	AUDIO	LSPKR_ISENSE_FILT_P	7
LSPKR_ISENSE_FILT_N	AUDIO	LSPKR_ISENSE_FILT_N	7
RSPKR_ISENSE_FILT_P	AUDIO	RSPKR_ISENSE_FILT_P	7
RSPKR_ISENSE_FILT_N	AUDIO	RSPKR_ISENSE_FILT_N	7
RSUBIN_P	AUDIO	RSUBIN_P	57
RSUBIN_N	AUDIO	RSUBIN_N	57
LSUBIN_P	AUDIO	LSUBIN_P	57
LSUBIN_N	AUDIO	LSUBIN_N	57
SSM4321SR_P	AUDIO	SSM4321SR_P	57
SSM4321SR_N	AUDIO	SSM4321SR_N	57
SSM4321SL_P	AUDIO	SSM4321SL_P	57
SSM4321SL_N	AUDIO	SSM4321SL_N	57
LSPKR_VSENSE_IN_P	AUDIO	LSPKR_VSENSE_IN_P	26
LSPKR_VSENSE_IN_N	AUDIO	LSPKR_VSENSE_IN_N	26
RSPKR_VSENSE_IN_P	AUDIO	RSPKR_VSENSE_IN_P	26
RSPKR_VSENSE_IN_N	AUDIO	RSPKR_VSENSE_IN_N	26
LSPKR_ISENSE_RDIVIDE_P	AUDIO	LSPKR_ISENSE_RDIVIDE_P	26
LSPKR_ISENSE_RDIVIDE_N	AUDIO	LSPKR_ISENSE_RDIVIDE_N	26
RSPKR_ISENSE_RDIVIDE_P	AUDIO	RSPKR_ISENSE_RDIVIDE_P	26
RSPKR_ISENSE_RDIVIDE_N	AUDIO	RSPKR_ISENSE_RDIVIDE_N	26
LSPKR_VSENSE_RDIVIDE_P	AUDIO	LSPKR_VSENSE_RDIVIDE_P	26
LSPKR_VSENSE_RDIVIDE_N	AUDIO	LSPKR_VSENSE_RDIVIDE_N	26
RSPKR_VSENSE_RDIVIDE_P	AUDIO	RSPKR_VSENSE_RDIVIDE_P	26
RSPKR_VSENSE_RDIVIDE_N	AUDIO	RSPKR_VSENSE_RDIVIDE_N	26
USB_TPAD_R_P	USB_EXTA	USB_TPAD_R_P	26
USB_TPAD_R_N	USB_EXTA	USB_TPAD_R_N	26
PP1V3_55	SR_POWER	PP1V3_55	7
PP1V1_SR	SR_POWER	PP1V1_SR	7
PP1V5_SBR0_CP020M	SR_POWER	PP1V5_SBR0_CP020M	8
GND	GND	GND	7

SYNC MASTER=D2\_CLEAN SYNC DATE=03/15/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 132 SHEET: 96 OF 99



# 15" MBP BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MILS OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.096 MM	0.096 MM		0.126 MM	0.126 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.079 MM	0.079 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?


## 15" MBP Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
AD01_ISENSE_P	AD01_ISENSE_P	AD01_ISENSE_P	
AD01_ISENSE_N	AD01_ISENSE_N	AD01_ISENSE_N	
CPUMV6_I2SN01_P	CPUMV6_I2SN01_P	CPUMV6_I2SN01_P	46 65 66
CPUMV6_I2SN01_N	CPUMV6_I2SN01_N	CPUMV6_I2SN01_N	46 66
CPUMV6_I2SN20_P	CPUMV6_I2SN20_P	CPUMV6_I2SN20_P	46 66
CPUMV6_I2SN20_N	CPUMV6_I2SN20_N	CPUMV6_I2SN20_N	46 66
CPUMV6_I2SN02_P	CPUMV6_I2SN02_P	CPUMV6_I2SN02_P	46 65 66
CPUMV6_I2SN02_N	CPUMV6_I2SN02_N	CPUMV6_I2SN02_N	46 66
CPUMV6_I2SN03_P	CPUMV6_I2SN03_P	CPUMV6_I2SN03_P	46 65 66
CPUMV6_I2SN03_N	CPUMV6_I2SN03_N	CPUMV6_I2SN03_N	46 66
CPUMV6_I2SN04_P	CPUMV6_I2SN04_P	CPUMV6_I2SN04_P	46
CPUMV6_I2SN04_N	CPUMV6_I2SN04_N	CPUMV6_I2SN04_N	46
CPUMV6_I2SN05_P	CPUMV6_I2SN05_P	CPUMV6_I2SN05_P	46
CPUMV6_I2SN05_N	CPUMV6_I2SN05_N	CPUMV6_I2SN05_N	46
CPUMV6_I2SN06_P	CPUMV6_I2SN06_P	CPUMV6_I2SN06_P	46
CPUMV6_I2SN06_N	CPUMV6_I2SN06_N	CPUMV6_I2SN06_N	46
CPUMV6_I2SN07_P	CPUMV6_I2SN07_P	CPUMV6_I2SN07_P	46
CPUMV6_I2SN07_N	CPUMV6_I2SN07_N	CPUMV6_I2SN07_N	46
CPUMV6_I2SN08_P	CPUMV6_I2SN08_P	CPUMV6_I2SN08_P	46
CPUMV6_I2SN08_N	CPUMV6_I2SN08_N	CPUMV6_I2SN08_N	46
CPUMV6_I2SN09_P	CPUMV6_I2SN09_P	CPUMV6_I2SN09_P	46
CPUMV6_I2SN09_N	CPUMV6_I2SN09_N	CPUMV6_I2SN09_N	46
CPUMV6_I2SN10_P	CPUMV6_I2SN10_P	CPUMV6_I2SN10_P	46
CPUMV6_I2SN10_N	CPUMV6_I2SN10_N	CPUMV6_I2SN10_N	46
CPUMV6_I2SN11_P	CPUMV6_I2SN11_P	CPUMV6_I2SN11_P	46
CPUMV6_I2SN11_N	CPUMV6_I2SN11_N	CPUMV6_I2SN11_N	46
CPUMV6_I2SN12_P	CPUMV6_I2SN12_P	CPUMV6_I2SN12_P	46
CPUMV6_I2SN12_N	CPUMV6_I2SN12_N	CPUMV6_I2SN12_N	46
CPUMV6_I2SN13_P	CPUMV6_I2SN13_P	CPUMV6_I2SN13_P	46
CPUMV6_I2SN13_N	CPUMV6_I2SN13_N	CPUMV6_I2SN13_N	46
CPUMV6_I2SN14_P	CPUMV6_I2SN14_P	CPUMV6_I2SN14_P	46
CPUMV6_I2SN14_N	CPUMV6_I2SN14_N	CPUMV6_I2SN14_N	46
CPUMV6_I2SN15_P	CPUMV6_I2SN15_P	CPUMV6_I2SN15_P	46
CPUMV6_I2SN15_N	CPUMV6_I2SN15_N	CPUMV6_I2SN15_N	46
CPUMV6_I2SN16_P	CPUMV6_I2SN16_P	CPUMV6_I2SN16_P	46
CPUMV6_I2SN16_N	CPUMV6_I2SN16_N	CPUMV6_I2SN16_N	46
CPUMV6_I2SN17_P	CPUMV6_I2SN17_P	CPUMV6_I2SN17_P	46
CPUMV6_I2SN17_N	CPUMV6_I2SN17_N	CPUMV6_I2SN17_N	46
CPUMV6_I2SN18_P	CPUMV6_I2SN18_P	CPUMV6_I2SN18_P	46
CPUMV6_I2SN18_N	CPUMV6_I2SN18_N	CPUMV6_I2SN18_N	46
CPUMV6_I2SN19_P	CPUMV6_I2SN19_P	CPUMV6_I2SN19_P	46
CPUMV6_I2SN19_N	CPUMV6_I2SN19_N	CPUMV6_I2SN19_N	46
CPUMV6_I2SN20_P	CPUMV6_I2SN20_P	CPUMV6_I2SN20_P	46
CPUMV6_I2SN20_N	CPUMV6_I2SN20_N	CPUMV6_I2SN20_N	46
CPUMV6_I2SN21_P	CPUMV6_I2SN21_P	CPUMV6_I2SN21_P	46
CPUMV6_I2SN21_N	CPUMV6_I2SN21_N	CPUMV6_I2SN21_N	46
CPUMV6_I2SN22_P	CPUMV6_I2SN22_P	CPUMV6_I2SN22_P	46
CPUMV6_I2SN22_N	CPUMV6_I2SN22_N	CPUMV6_I2SN22_N	46
CPUMV6_I2SN23_P	CPUMV6_I2SN23_P	CPUMV6_I2SN23_P	46
CPUMV6_I2SN23_N	CPUMV6_I2SN23_N	CPUMV6_I2SN23_N	46
CPUMV6_I2SN24_P	CPUMV6_I2SN24_P	CPUMV6_I2SN24_P	46
CPUMV6_I2SN24_N	CPUMV6_I2SN24_N	CPUMV6_I2SN24_N	46
CPUMV6_I2SN25_P	CPUMV6_I2SN25_P	CPUMV6_I2SN25_P	46
CPUMV6_I2SN25_N	CPUMV6_I2SN25_N	CPUMV6_I2SN25_N	46
CPUMV6_I2SN26_P	CPUMV6_I2SN26_P	CPUMV6_I2SN26_P	46
CPUMV6_I2SN26_N	CPUMV6_I2SN26_N	CPUMV6_I2SN26_N	46
CPUMV6_I2SN27_P	CPUMV6_I2SN27_P	CPUMV6_I2SN27_P	46
CPUMV6_I2SN27_N	CPUMV6_I2SN27_N	CPUMV6_I2SN27_N	46
CPUMV6_I2SN28_P	CPUMV6_I2SN28_P	CPUMV6_I2SN28_P	46
CPUMV6_I2SN28_N	CPUMV6_I2SN28_N	CPUMV6_I2SN28_N	46
CPUMV6_I2SN29_P	CPUMV6_I2SN29_P	CPUMV6_I2SN29_P	46
CPUMV6_I2SN29_N	CPUMV6_I2SN29_N	CPUMV6_I2SN29_N	46
CPUMV6_I2SN30_P	CPUMV6_I2SN30_P	CPUMV6_I2SN30_P	46
CPUMV6_I2SN30_N	CPUMV6_I2SN30_N	CPUMV6_I2SN30_N	46
CPUMV6_I2SN31_P	CPUMV6_I2SN31_P	CPUMV6_I2SN31_P	46
CPUMV6_I2SN31_N	CPUMV6_I2SN31_N	CPUMV6_I2SN31_N	46
CPUMV6_I2SN32_P	CPUMV6_I2SN32_P	CPUMV6_I2SN32_P	46
CPUMV6_I2SN32_N	CPUMV6_I2SN32_N	CPUMV6_I2SN32_N	46
CPUMV6_I2SN33_P	CPUMV6_I2SN33_P	CPUMV6_I2SN33_P	46
CPUMV6_I2SN33_N	CPUMV6_I2SN33_N	CPUMV6_I2SN33_N	46
CPUMV6_I2SN34_P	CPUMV6_I2SN34_P	CPUMV6_I2SN34_P	46
CPUMV6_I2SN34_N	CPUMV6_I2SN34_N	CPUMV6_I2SN34_N	46
CPUMV6_I2SN35_P	CPUMV6_I2SN35_P	CPUMV6_I2SN35_P	46
CPUMV6_I2SN35_N	CPUMV6_I2SN35_N	CPUMV6_I2SN35_N	46
CPUMV6_I2SN36_P	CPUMV6_I2SN36_P	CPUMV6_I2SN36_P	46
CPUMV6_I2SN36_N	CPUMV6_I2SN36_N	CPUMV6_I2SN36_N	46
CPUMV6_I2SN37_P	CPUMV6_I2SN37_P	CPUMV6_I2SN37_P	46
CPUMV6_I2SN37_N	CPUMV6_I2SN37_N	CPUMV6_I2SN37_N	46
CPUMV6_I2SN38_P	CPUMV6_I2SN38_P	CPUMV6_I2SN38_P	46
CPUMV6_I2SN38_N	CPUMV6_I2SN38_N	CPUMV6_I2SN38_N	46
CPUMV6_I2SN39_P	CPUMV6_I2SN39_P	CPUMV6_I2SN39_P	46
CPUMV6_I2SN39_N	CPUMV6_I2SN39_N	CPUMV6_I2SN39_N	46
CPUMV6_I2SN40_P	CPUMV6_I2SN40_P	CPUMV6_I2SN40_P	46
CPUMV6_I2SN40_N	CPUMV6_I2SN40_N	CPUMV6_I2SN40_N	46
CPUMV6_I2SN41_P	CPUMV6_I2SN41_P	CPUMV6_I2SN41_P	46
CPUMV6_I2SN41_N	CPUMV6_I2SN41_N	CPUMV6_I2SN41_N	46
CPUMV6_I2SN42_P	CPUMV6_I2SN42_P	CPUMV6_I2SN42_P	46
CPUMV6_I2SN42_N	CPUMV6_I2SN42_N	CPUMV6_I2SN42_N	46
CPUMV6_I2SN43_P	CPUMV6_I2SN43_P	CPUMV6_I2SN43_P	46
CPUMV6_I2SN43_N	CPUMV6_I2SN43_N	CPUMV6_I2SN43_N	46
CPUMV6_I2SN44_P	CPUMV6_I2SN44_P	CPUMV6_I2SN44_P	46
CPUMV6_I2SN44_N	CPUMV6_I2SN44_N	CPUMV6_I2SN44_N	46
CPUMV6_I2SN45_P	CPUMV6_I2SN45_P	CPUMV6_I2SN45_P	46
CPUMV6_I2SN45_N	CPUMV6_I2SN45_N	CPUMV6_I2SN45_N	46
CPUMV6_I2SN46_P	CPUMV6_I2SN46_P	CPUMV6_I2SN46_P	46
CPUMV6_I2SN46_N	CPUMV6_I2SN46_N	CPUMV6_I2SN46_N	46
CPUMV6_I2SN47_P	CPUMV6_I2SN47_P	CPUMV6_I2SN47_P	46
CPUMV6_I2SN47_N	CPUMV6_I2SN47_N	CPUMV6_I2SN47_N	46
CPUMV6_I2SN48_P	CPUMV6_I2SN48_P	CPUMV6_I2SN48_P	46
CPUMV6_I2SN48_N	CPUMV6_I2SN48_N	CPUMV6_I2SN48_N	46
CPUMV6_I2SN49_P	CPUMV6_I2SN49_P	CPUMV6_I2SN49_P	46
CPUMV6_I2SN49_N	CPUMV6_I2SN49_N	CPUMV6_I2SN49_N	46
CPUMV6_I2SN50_P	CPUMV6_I2SN50_P	CPUMV6_I2SN50_P	46
CPUMV6_I2SN50_N	CPUMV6_I2SN50_N	CPUMV6_I2SN50_N	46
CPUMV6_I2SN51_P	CPUMV6_I2SN51_P	CPUMV6_I2SN51_P	46
CPUMV6_I2SN51_N	CPUMV6_I2SN51_N	CPUMV6_I2SN51_N	46
CPUMV6_I2SN52_P	CPUMV6_I2SN52_P	CPUMV6_I2SN52_P	46
CPUMV6_I2SN52_N	CPUMV6_I2SN52_N	CPUMV6_I2SN52_N	46
CPUMV6_I2SN53_P	CPUMV6_I2SN53_P	CPUMV6_I2SN53_P	46
CPUMV6_I2SN53_N	CPUMV6_I2SN53_N	CPUMV6_I2SN53_N	46
CPUMV6_I2SN54_P	CPUMV6_I2SN54_P	CPUMV6_I2SN54_P	46


GPU 1.0V CURRENT SENSE




CPU DDR CURRENT SENSE




LCD PANEL CURRENT SENSE






PP5V S0 RMC








VCRP



SYMC MASTER=0000		SYMC_DATE=13/05/2013	
PAGE TITLE			
DEBUG SENSORS AND ADC		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	130 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	98 OF 99
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	RES, WTL, 100K, 0.1%, 1/16W, 0402, 0603, LF	0201, 0202, 0203		SENSOR_NONPROD:N



SMC12 SENSORS EXTENDED

Apple Inc.

DRAWING NUMBER: 051-9589  
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 132 OF 132  
SHEET: 99 OF 99