



- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# SCHEM, MLB, J45

DVT 8/6/2013

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J15_MLB	10/25/2012
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	J15_MLB	10/31/2012
5	CPU DMI/PEG/FDI/RSVD	J15_REFERENCE	12/18/2012
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	J15_REFERENCE	12/18/2012
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	J15_REFERENCE	12/18/2012
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	J15_REFERENCE	12/18/2012
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	J15_REFERENCE	12/18/2012
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	J15_REFERENCE	12/18/2012
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	J15_REFERENCE	12/18/2012
22	DDR3 VREF MARGINING	J15_MLB	10/31/2012
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	J15_MLB	10/31/2012
28	Thunderbolt Host (1 of 2)	T29_RR	01/14/2013
29	Thunderbolt Host (2 of 2)	T29_RR	01/14/2013
30	Thunderbolt Mobile Support	T29_RR	01/14/2013
31	Thunderbolt Connector A	J15_REFERENCE	12/18/2012
32	Thunderbolt Connector B	J15_REFERENCE	12/18/2012
33	DDC Crossbar	J15_REFERENCE	11/16/2012
34	X29C CONNECTOR	J15_MLB	10/31/2012
35	SSD Connector	CLEAN_MLB_KEPLER	06/08/2013
36	Camera 1 of 2	CLEAN_MLB_KEPLER	06/13/2013
37	Camera 2 of 2	CLEAN_MLB_KEPLER	06/13/2013
38	USB 3.0 CONNECTORS	J15_MLB	10/31/2012
39	KEYBOARD/TRACKPAD (1 OF 2)	CHANG_J45	03/15/2013
40	KEYBOARD/TRACKPAD (2 OF 2)	CHANG_J45	03/15/2013
41	SMC	CHANG_J45	03/15/2013

Page	Contents	Sync	Date
42	SMC Shared Support	CHANG_J45	11/12/2012
43	SMC Project Support	CHANG_J45	03/15/2013
44	SMBus Connections	CHANG_J45	11/26/2012
45	High Side Voltage and Current Sensing	CHANG_J45	12/21/2012
46	Load Side Voltage and Current Sensing	CHANG_J45	03/15/2013
47	Debug Sensors	CHANG_J45	12/21/2012
48	Thermal Sensors	CHANG_J45	11/26/2012
49	Fan Connectors	J15_MLB	10/31/2012
50	SPI ROM / LPC+SPI Conn.	J15_MLB	10/31/2012
51	AUDIO:CODEC, ANALOG	JOE_J45	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_J45	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_J45	07/30/2013
54	AUDIO: JACK	JOE_J45	07/30/2013
55	AUDIO: JACK TRANSLATORS	JOE_J45	07/30/2013
56	DC-In & Battery Connectors	J15_MLB	10/31/2012
57	PBus Supply & Battery Charger	J15_MLB	10/31/2012
58	CPU VR12.5 VCC Regulator IC	J15_MLB	10/31/2012
59	CPU VR12.5 VCC Power Stage	J15_MLB	10/31/2012
60	1.35V DDR3L SUPPLY	J15_MLB	10/31/2012
61	5V / 3.3V Power Supply	J15_MLB	10/31/2012
62	1V05V POWER SUPPLY	J15_MLB	10/31/2012
63	LCD/KBD Backlight Driver	CLEAN_MLB_KEPLER	06/13/2013
64	Misc Power Supplies	J15_MLB	10/31/2012
65	Power FETs	J15_MLB	10/31/2012
66	Power Control 1/ENABLE	CHANG_J45	03/15/2013
67	eDP Display Connector	J15_MLB	10/31/2012
68	RIO Connectors	J15_MLB	10/31/2012
69	Power Aliases	J15_MLB	10/31/2012
70	Signal Aliases	J15_MLB	10/31/2012
71	Functional Test Points	J15_MLB	10/31/2012
72	NC & No Test	J15_MLB	10/31/2012
73	PCB Rule Definitions	SIDLE_J45	12/10/2012
74	CPU Constraints	SIDLE_J45	12/10/2012
75	PCH Constraints 1	SIDLE_J45	12/10/2012
76	PCH Constraints 2	SIDLE_J45	12/10/2012
77	Memory Constraints	SIDLE_J45	12/10/2012
78	Thunderbolt Constraints	SIDLE_J45	12/10/2012
79	Camera Constraints	SIDLE_J45	12/10/2012
80	SMC Constraints	SIDLE_J45	12/10/2012
81	Project Specific Constraints	SIDLE_J45	12/10/2012

# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0456	1	SCHEM,MLB,J45	SCH	CRITICAL	
820-3662	1	PCBF,MLB,J45	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=ABBREV  
PART\_MODIFIED=TOP\_R09 6:17:09:28 2013

DRAWING TITLE		<PART_DESCRIPTION>
Apple Inc.		<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL> BRANCH <BRANCH> PAGE 1 OF 118 SHEET 1 OF 81



8 7 6 5 4 3 2 1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0067	COMMON PARTS,MLB,J45	J45_COMMON
985-0045	DEV BOM,MLB,J45	J45_DEVEL:ENG
639-4822	PCBA,MLB,BETTER,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600_S
639-4823	PCBA,MLB,BETTER,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:HYNIX_1600
639-4828	PCBA,MLB,BETTER,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600_S
639-4829	PCBA,MLB,BETTER,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:ELPIDA_1600
639-4834	PCBA,MLB,BETTER,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600_S
639-4835	PCBA,MLB,BETTER,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:BETTER,RAM:MICRON_1600
639-4840	PCBA,MLB,BEST,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600_S
639-4841	PCBA,MLB,BEST,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:HYNIX_1600
639-4846	PCBA,MLB,BEST,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600_S
639-4847	PCBA,MLB,BEST,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:ELPIDA_1600
639-4852	PCBA,MLB,BEST,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600_S
639-4853	PCBA,MLB,BEST,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:ENG,RAM:MICRON_1600
639-4858	PCBA,MLB,CTO,8G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600_S
639-4859	PCBA,MLB,CTO,16G HYN,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:HYNIX_1600
639-4864	PCBA,MLB,CTO,8G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600_S
639-4865	PCBA,MLB,CTO,16G ELP,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:ELPIDA_1600
639-4870	PCBA,MLB,CTO,8G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600_S
639-4871	PCBA,MLB,CTO,16G MIC,J45	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600

J45 BOM Groups

BOM GROUP	BOM OPTIONS
J45_COMMON	ALTERNATE,COMMON,J45_COMMON1,J45_COMMON2,J45_PROGPARTS
J45_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CHGR_5V:LDO,CPUPEG:X16,S2_PWR:S0
J45_COMMON2	EDP:YES,LPCPLUS_CONN:YES,LPCPLUS_R:YES,XDP,RIO_PWR:1V5,SPI:DUAL_IO,SSD_PWR_EN:GPIO,CAM_WAKE:NO
J45_PVB	BKLT:PROD,SENSOR_NONPROD:N
J45_PROGPARTS	SMC_PROG:EVT,BOOTROM_PROG:DVT,TBTROM:PROG,TPAD_PSOC:PROG
J45_DEVEL:ENG	ALTERNATE,XDP_DEBUG,SOPGOOD_ISL,DDRVREF_DAC,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,CAM_XTAL:YES
J45_DEVEL:FSB	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,SENSOR_NONPROD_R
XDP_DEBUG	XDP_CONN,XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4599	1	CRW,SR187,.PRQ,CO,2.0.47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:BETTER
337S4600	1	CRW,SR188,PRQ,CO,2.3.47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:ENG
337S4624	1	CRW,SR188,PRQ,CO,2.6.47W,4+3E,6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,QRNV,LPT-M,RMS7,C2,SR199,PRQ,PCBGA	U1100	CRITICAL	
338S1247	1	IC,TWP,FR-4C,A0,PRQ,C10,SR13C,PCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2,PCI-E,CBGA,8X8,208FCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,96B,FBGA	U4000	CRITICAL	
333S0667	16	IC,SDRAM,4GBIT,DDR3L-1600,H9MA,78P,FBGA		CRITICAL	HYNIX_1600_S
333S0624	16	IC,SDRAM,DDR3-1600,512Mx8,78P,FBGA,C-DIE,SAMSUNG		CRITICAL	SAMSUNG_1600_S
333S0703	16	IC,SDRAM,4GBIT,DDR3L-1600,F,DIE,RS,78P		CRITICAL	ELPIDA_1600_S
333S0660	16	IC,SDRAM,4GBIT,DDR3L-1600,V8DA,78P,FBGA		CRITICAL	MICRON_1600_S
333S0667	32	IC,SDRAM,4GBIT,DDR3L-1600,H9MA,78P,FBGA		CRITICAL	HYNIX_1600
333S0624	32	IC,SDRAM,DDR3-1600,512Mx8,78P,FBGA,C-DIE,SAMSUNG		CRITICAL	SAMSUNG_1600
333S0703	32	IC,SDRAM,4GBIT,DDR3L-1600,F,DIE,RS,78P		CRITICAL	ELPIDA_1600
333S0660	32	IC,SDRAM,4GBIT,DDR3L-1600,V8DA,78P,FBGA		CRITICAL	MICRON_1600

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600_S	HYNIX_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600_S	SAMSUNG_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600_S	ELPIDA_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600_S	MICRON_1600_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H
RAM:HYNIX_1600	HYNIX_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L
RAM:SAMSUNG_1600	SAMSUNG_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H
RAM:ELPIDA_1600	ELPIDA_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L
RAM:MICRON_1600	MICRON_1600, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:H

COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0067	1	J45 MLB BASE BOM	BASE	CRITICAL	BASE_BOM
985-0045	1	J45 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=J15 MLB SYNC DATE=10/25/2012

**BOM Configuration**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> SIZE: D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 2 OF 118  
 SHEET: 2 OF 81

8 7 6 5 4 3 2 1



Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7845	1	MBP BARCODE LABEL	LABEL	CRITICAL	

Programmables - All builds

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S3919	1	IC,EFROM,Falcon RIDGE(V13.9)J44/45	U2890	CRITICAL	TBTROM:PROG
337S4587	1	IC,TP PSOC, QFN,BLANK	U4801	CRITICAL	TPAD_PSOC:BLANK
341S3856	1	IC,TRKPD/KYBD,PSOC(V225)	U4801	CRITICAL	TPAD_PSOC:PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epson
371S0713	371S0558		ALL	DDS alt to ST
152S0461	152S1645		ALL	Cytac alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
107S0232	107S0241		ALL	Cytac alt to SPT
376S1032	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NDK alt to Diodes
376S1089	376S1128		ALL	NDK alt to Diodes
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung
128S0371	128S0376		ALL	Kemet alt to Sanyo
333S0629	333S0703		ALL	Elpida F die alt
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba (U2036, U7001)


SMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1214	1	IC,SMC-B1,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BASE
341S3902	1	IC,SMC-B1,EXT,V2.12A54,EVT,J45	U5000	CRITICAL	SMC_PROG:EVT
341S3741	1	IC,SMC-A3,SCPL,EXT,VXXXX,PVT,J15	U5000	CRITICAL	SMC_PROG:PVT


EFI ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0807	1	IC,SPI SRL 50MHZ FLASH,64MBIT,8SDP,FUSE=1	U6100	CRITICAL	BOOTROM_BLANK:MACRONIX
335S0812	1	IC,SPI SRL 50MHZ FLASH,64MBIT,8SDP	U6100	CRITICAL	BOOTROM_BLANK:NUMONYX
341S3763	1	IC,EFI ROM(VXXXX)PROTO 0,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO0
341S3780	1	IC,EFI ROM(V0035)PRE-PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PRE-PROTO1
341S3793	1	IC,EFI ROM(V0041)PROTO 1,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO1
341S3811	1	IC,EFI ROM(V00xx)PROTO 2,J45	U6100	CRITICAL	BOOTROM_PROG:PROTO2
341S3890	1	IC,EFI ROM(V0100)PROTO3-J45 & EVT-J45	U6100	CRITICAL	BOOTROM_PROG:EVT
341S3929	1	IC,EFI ROM(Vxxxx)DVT-J45	U6100	CRITICAL	BOOTROM_PROG:DVT


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>BOM Configuration</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	3 OF 118
		SHEET	3 OF 81



Frame Holes




J45 THERMAL MODULE STANDOFF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
725-1807	1	INSULATOR, REAR, MLB, J45	REAR_INSULATOR	CRITICAL	
725-1877	1	INSULATOR, CPU, J45	CPU_INSULATOR	CRITICAL	
725-1787	1	INSULATOR, PCH, J15	PCH_INSULATOR	CRITICAL	
806-6193	2	CAN COVER, mDP	CAN_COVER1, CAN_COVER2	CRITICAL	
946-3819	1	D2 MLB DYMEX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
806-9391	1	SHIELD CAN, USB, J45	SH0450	CRITICAL	

J45 POGO PINS




SMT GND TEST PONTS




J45 STAND OFF

860-1448



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>PD Parts</b>			
	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	4 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	4 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PPVCOMP\_S0\_CPU\_...

PPVCCIO\_S0\_CPU\_...

R0510  
24.9  
1/16W  
MF-LF  
2402

R0531  
10k  
1/16W  
MF-LF  
2402

R0530  
24.9  
1/16W  
MF-LF  
2402

Port D pins out of order to match Intel symbol.

NO\_TEST

TP0500	CPU DC A3 B3	TRUE	A3
	CPU DC A4		A4
TP0510	CPU DC A51		A51
	CPU DC A52 B52	TRUE	A52
	CPU DC A53 B53	TRUE	A53
TP0520	CPU DC B2 C3	TRUE	B2
	CPU DC A3 B3	TRUE	B3
TP0530	CPU DC A52 B52	TRUE	B52
	CPU DC A53 B53	TRUE	B53
	CPU DC B54 C54	TRUE	B54
TP0521	CPU DC B1 C1		B1
	CPU DC BC54		BC54
	CPU DC BD1 BE1	TRUE	BD1
	CPU DC BD54 BE54	TRUE	BD54
	CPU DC BD1 BE1	TRUE	BE1
	CPU DC BE2 BF2	TRUE	BE2
	CPU DC BE3 BF3	TRUE	BE3
	CPU DC BE52 BF52	TRUE	BE52
	CPU DC BE53 BF53	TRUE	BE53
	CPU DC BD54 BE54	TRUE	BE54
	CPU DC BE2 BF2	TRUE	BF2
	CPU DC BE3 BF3	TRUE	BF3
	CPU DC BF4		BF4

OMIT\_TABLE

U0500 HASWELL BGA

SYM 12 OF 12 RESERVED

DAISY\_CHAIN\_NCTF

DAISY\_CHAIN\_NCTF

NO\_TEST

BF51	CPU DC BF51		TP0531
BF52	CPU DC BE52 BF52		TP-P6
BF53	CPU DC BE53 BF53		
C1	CPU DC C1 C2		
C2	CPU DC C1 C2		
C3	CPU DC B2 C3		
C54	CPU DC B54 C54		
D1	CPU DC D1		TP0501
D54	CPU DC D54		TP-P6
			TP0511

CPU Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

RSVD132	AN35	X	NC
RSVD133	AN37	X	NC
RSVD134	AF9	X	NC
RSVD135	AE9	X	NC
RSVD136	G14	X	NC
RSVD137	G17	X	NC
RSVD138	AD45	X	NC
RSVD139	AG45	X	NC

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU DMI / PEG / FDI / RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8 7 6 5 4 3 2 1

D

D

C


C

B

B



A

A



CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xkRESEtb 0 = WAIT FOR BIOS  
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED  
 CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access



BOM GROUP	BOM OPTIONS
CPUEG:X16	CPUCFG5_PD
CPUEG:X8X8	CPUCFG6_PD, CPUCFG5_PD
CPUEG:X8X4X4	

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

**CPU Clock/Misc/JTAG/CFG**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: CPU Clock/Misc/JTAG/CFG  
 REVISION: <SCH\_NUM> D  
 BRANCH: <E4LABEL>  
 PAGE: 6 OF 118  
 SHEET: 6 OF 81

8 7 6 5 4 3 2 1



OMIT\_TABLE

U0500  
HASWELL  
BGA  
SYM 3 OF 12

MEMORY CHANNEL A

OMIT\_TABLE

U0500  
HASWELL  
BGA  
SYM 4 OF 12

MEMORY CHANNEL B


SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

### CPU DDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	7 OF 118
SHEET	7 OF 81



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA  
PPVCCIO\_S0\_CPU  
MIN LINE WIDTH=0.4mm  
MIN NECK WIDTH=0.2mm  
VOLTAGE=1.05V

PLACE\_NEAR=U0500.C50:50.8mm  
PLACE\_SIDE=BOTTOM  
R0860 100 1/16W MF-LF 402.2

Max load: 300mA  
PPVCOMP\_S0\_CPU  
MIN LINE WIDTH=0.4mm  
MIN NECK WIDTH=0.2mm  
VOLTAGE=1.05V


R0802.2: PLACE\_NEAR=U0500.J50:2.54mm  
R0810.2: PLACE\_NEAR=U0500.J53:38mm  
R0800.2: PLACE\_NEAR=R0810.1:2.54mm

Connections would be required for 2014 CPU support.

FC\_D5 D5 TP CPU FC VCCST  
FC\_D3 D3 TP CPU FC VCCST PWRGD

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU Power</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		<SCH_NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	<E4LABEL>
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		PAGE	8 OF 118
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	8 OF 81
IV ALL RIGHTS RESERVED			





SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>CPU Ground</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	9 OF 118
		SHEET	9 OF 81




### CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)  
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT\_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF

PLACEMENT\_NOTE (C1020-C1023):

CAPS for Acoustic control (C109A-C102D)


Place near U0500 on bottom side



NO STUFF NO STUFF NO STUFF


PLACEMENT\_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT\_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT\_NOTE (C1068-C1076):

Place near inductors on bottom side.




### CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402  
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT\_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT\_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT\_NOTE (C1098-C1099):



### CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)  
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)

PLACEMENT\_NOTE (C1079):




PAGE TITLE		DRAWING NUMBER		SIZE
CPU Decoupling		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		10 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		10 OF 81
II NOT TO REPRODUCE OR COPY IT		PAGE		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		
IV ALL RIGHTS RESERVED		PAGE		





SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH DMI / FDI / PM / GFX / PCI			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		12 OF 118	
SHEET		12 OF 81	





USB3 Port Assignments:

Unused

PCIe/USB3 Port Assignments:

SD Card Reader (& Ethernet if combo)

PCIe Port Assignments:

AirPort

Camera

SSD (Gumstick) Lane 0 (PCIe-only) Or PCIe switch if TBT/SSD


SSD (Gumstick) Lane 1 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 2 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 3 (PCIe-only) Or PCIe switch if TBT/SSD

OMIT\_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (9 OF 11)



USB Port Assignments:


- Ext A (LS/FS/HS)
Ext C (LS/FS/HS)
Reserved: SD (HS)
Reserved: WiFi (HS)
Unused
Reserved: PSOC (Legacy Trackpad)
Unused
Ext B (LS/FS/HS)
Ext D (LS/FS/HS)
Reserved: Camera
BT
IR
Trackpad

USB3 Port Assignments:

- Ext A (SS)
Ext B (SS)
Ext C (SS)
Ext D (SS)

OMIT\_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (3 OF 11)




Metadata box containing: SYNC MASTER=J15 REFERENCE, SYNC DATE=12/18/2012, PCH PCI-E/USB, Apple Inc. logo, DRAWING NUMBER <SCH\_NUM> D, REVISION <E4LABEL>, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART, IV ALL RIGHTS RESERVED, PAGE 13 OF 118, SHEET 13 OF 81.




8 7 6 5 4 3 2 1

Pull-up/down on chipset support page (depends on TBT controller)  
Redwood Ridge: TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0), no isolation necessary.  
Cactus Ridge: TBT\_CIO\_PLUG\_EVENT, requires pull-down & isolation.




BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.  
Systems with chip-down memory should add pull-downs on another page and set straps per software.



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012	
PAGE TITLE: PCH GPIO/MISC/NCTF	
Apple Inc.	DRAWING NUMBER: <SCH_NUM> D
	REVISION: <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	BRANCH: <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE: 14 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET: 14 OF 81
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


8 7 6 5 4 3 2 1



Current data from LPT EDS (doc #486708, Rev 1.0).


PAGE TITLE		DRAWING NUMBER		SIZE
PCH Power		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		15 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 81
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>PCH Grounds</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	16 OF 118
		SHEET	16 OF 81






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		


SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>PCH DECOUPLING</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	17 OF 118
		SHEET	17 OF 81




### PCH Reset Button




### PCH PWROK Generation



### PCH 33MHz Clocks




### System RTC Power Source & 32kHz / 25MHz Clock Generator



### PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.






PAGE TITLE		SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
<b>Chipset Support</b>				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	<E4LABEL>
				BRANCH	<BRANCH>
				PAGE	19 OF 118
				SHEET	19 OF 81




### RIO SD Card Reader Support

### LCD HPD Inverter

### Platform Reset Connections




### HDMI HPD pull-down




### Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




### Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




### Redwood Ridge Support

RR output is open-drain, no isolation necessary




### Redwood Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa. Isolation ensures no leakage to RR or PCH. U2060 supports I/O's powered when VCC=0V



### RAM Configuration Straps




### GPIO Glitch Prevention



### GS3 Connector Support

DEVSLP not supported on LPT-H



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.


$$\text{CPUVDDQ\_EN} = (\text{ISOLATE\_CPU\_MEM\_L} + \text{PM\_SLP\_S3\_L}) * \text{PM\_SLP\_S4\_L}$$

$$\text{MEMVTT\_EN} = (\text{ISOLATE\_CPU\_MEM\_L} + \text{PLT\_RST\_L}) * \text{PM\_SLP\_S3\_L}$$

$$\text{MEM\_RESET\_L} = !\text{ISOLATE\_CPU\_MEM\_L} + \text{CPU\_MEM\_RESET\_L}$$




### MEM S0 "PGOOD" for CPU



### MEMVTT Clamp

Ensures CKE signals are held low in S3






Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	21 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=J15 MLB SYNC DATE=10/31/2012




DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I V ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 23 OF 118  
SHEET: 23 OF 81








SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I V ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 24 OF 118  
SHEET: 24 OF 81



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012



DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 25 OF 118  
SHEET: 25 OF 81





SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.


Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED



DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 26 OF 118  
SHEET: 26 OF 81




JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



MEM Clock Termination  
Place RC end termination after last DRAM  
Place Source Cterm at neckdown at first DRAM



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>DDR3 Termination</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	27 OF 118
		SHEET	27 OF 81



PCIE TBT R2D C P<0> C2800

PCIE TBT R2D C N<0> C2801

PCIE TBT R2D C P<1> C2802


PCIE TBT R2D C N<1> C2803

PCIE TBT R2D C P<2> C2804

PCIE TBT R2D C N<2> C2805

PCIE TBT R2D C P<3> C2806

PCIE TBT R2D C N<3> C2807



SNK0 AC Coupling

DP TBT SNK0 ML C P<0> C2820

DP TBT SNK0 ML C N<0> C2821

DP TBT SNK0 ML C P<1> C2822

DP TBT SNK0 ML C N<1> C2823

DP TBT SNK0 ML C P<2> C2824

DP TBT SNK0 ML C N<2> C2825

DP TBT SNK0 ML C P<3> C2826

DP TBT SNK0 ML C N<3> C2827

DP TBT SNK0 AUXCH C P C2828

DP TBT SNK0 AUXCH C N C2829

SNK1 AC Coupling

DP TBT SNK1 ML C P<0> C2830

DP TBT SNK1 ML C N<0> C2831

DP TBT SNK1 ML C P<1> C2832

DP TBT SNK1 ML C N<1> C2833

DP TBT SNK1 ML C P<2> C2834

DP TBT SNK1 ML C N<2> C2835

DP TBT SNK1 ML C P<3> C2836

DP TBT SNK1 ML C N<3> C2837

DP TBT SNK1 AUXCH C P C2838

DP TBT SNK1 AUXCH C N C2839

TP TBT MONDC0 AD23

TP TBT MONDC1 AC24

TBT MONOBSP W18

TBT MONOBSN W16

TBT THERMD\_P A7

TBT TDI W2

TBT TMS AB1

TBT TCK AA6

TBT TDO U6

TBT TEST\_EN R6

TBT TEST\_PWR\_GOOD W8

DP TBT SNK0 ML P<3> E14

DP TBT SNK0 ML N<3> D13

DP TBT SNK0 ML P<2> E16

DP TBT SNK0 ML N<2> D15

DP TBT SNK0 ML P<1> E18

DP TBT SNK0 ML N<1> D17

DP TBT SNK0 ML P<0> E20

DP TBT SNK0 ML N<0> D19

DP TBT SNK0 AUXCH P G4

DP TBT SNK0 AUXCH N G2

DP TBT SNK0 HPD AB5

DP TBT SNK1 ML P<3> E6

DP TBT SNK1 ML N<3> D5

DP TBT SNK1 ML P<2> E8

DP TBT SNK1 ML N<2> D7

DP TBT SNK1 ML P<1> E10

DP TBT SNK1 ML N<1> D9

DP TBT SNK1 ML P<0> E12

DP TBT SNK1 ML N<0> D11

DP TBT SNK1 AUXCH P H3

DP TBT SNK1 AUXCH N H1

DP TBT SNK1 HPD U4

TBT A R2D C P<0> G24

TBT A R2D C N<0> E24

TBT A D2R P<0> G22

TBT A D2R N<0> E22

TBT A CONFIG1 BUF P1

TBT A CONFIG2 RC K5

TBT A R2D C P<1> L24

TBT A R2D C N<1> J24

TBT A D2R P<1> L22

TBT A D2R N<1> J22

TBT A LSTX N8

TBT A LSRX J6

DP TBT PA ML C P<1> A16

DP TBT PA ML C N<1> B17

DP TBT PA ML C P<3> A18

DP TBT PA ML C N<3> B19

DP TBT PA AUXCH C P L4

DP TBT PA AUXCH C N L2

DP TBT PA HPD M3

TBT A HV\_EN R8

TBT A CIO\_SEL N2

TBT A DP\_PWRDN P3

TBT B R2D C P<0> R24

TBT B R2D C N<0> N24

TBT B D2R P<0> R22

TBT B D2R N<0> N22

TBT B CONFIG1 BUF D3

TBT B CONFIG2 RC M1

TBT B R2D C P<1> W24

TBT B R2D C N<1> U24

TBT B D2R P<1> W22

TBT B D2R N<1> U22

TBT B LSTX M5

TBT B LSRX P7

DP TBT PB ML C P<1> A20

DP TBT PB ML C N<1> B21

DP TBT PB ML C P<3> A22

DP TBT PB ML C N<3> B23

DP TBT PB AUXCH C P K3

DP TBT PB AUXCH C N K1

DP TBT PB HPD N6

TBT B HV\_EN F1

TBT B CIO\_SEL R2

TBT B DP\_PWRDN F3

GPIO\_2/TMU\_CLK\_IN/AC\_PRESENT U2

GPIO\_3/FORCE\_PWR L6

GPIO\_4/WAKE\_OD\_N H5

GPIO\_5/CIO\_PLUG\_EVENT\_N/HV\_OK\_OD Y7

GPIO\_6\_OD/CIO\_SDA\_OD Y1

GPIO\_7\_OD/CIO\_SCL\_OD T7

GPIO\_8/EN\_CIO\_PWR\_OD\* V7

GPIO\_9/SX\_CTRL\_OD\* M7

GPIO\_14 T1

GPIO\_15 T3

PA\_CIO0\_TX\_P/DPSRC\_0\_P R24

PA\_CIO0\_TX\_N/DPSRC\_0\_N N24

PA\_CIO0\_RX\_P R22

PA\_CIO0\_RX\_N N22

PA\_CONFIG1/CIO\_0\_LSEO D3

PA\_CONFIG2/CIO\_2\_LSEO M1

PA\_CIO1\_TX\_P/DPSRC\_2\_P W24

PA\_CIO1\_TX\_N/DPSRC\_2\_N U24

PA\_CIO1\_RX\_P W22

PA\_CIO1\_RX\_N U22

PA\_LSTX/CIO\_3\_LSEO M5

PA\_LSRX/CIO\_3\_LSEO P7

PB\_DPSRC\_1\_P A20

PB\_DPSRC\_1\_N B21

PB\_DPSRC\_3\_P A22

PB\_DPSRC\_3\_N B23

PB\_AUX\_P K3

PB\_AUX\_N K1

PB\_DPSRC\_HPD N6

PB\_CIO1/PB\_HV\_EN/BYP0 F1

GPIO\_11/PB\_CIO\_SEL/BYP1 R2

GPIO\_13/PB\_DP\_PWRDN/BYP2 F3

U2800 REDWOOD-RIDGE (1 OF 2)

PCIE GEN2

PCIE\_RST\_0\_N W6

PCIE\_RST\_1\_N AB3

PCIE\_RST\_2\_N AD3

PCIE\_RST\_3\_N V1

PCIE\_CLKREQ\_OD\_N V3

REFCLK\_100\_IN\_P AB21

REFCLK\_100\_IN\_N AD21

XTAL\_25\_IN AA24

XTAL\_25\_OUT AB23

TMU\_CLK\_OUT AA4

DPSRC\_3\_P A14

DPSRC\_3\_N B15

DPSRC\_2\_P A12

DPSRC\_2\_N B13

DPSRC\_1\_P A10

DPSRC\_1\_N B11

DPSRC\_0\_P A8

DPSRC\_0\_N B9

DPSRC\_AUX\_P J4

DPSRC\_AUX\_N J2

DPSRC\_HPD\_OD AC2

GPIO\_2/TMU\_CLK\_IN/AC\_PRESENT U2

GPIO\_3/FORCE\_PWR L6

GPIO\_4/WAKE\_OD\_N H5

GPIO\_5/CIO\_PLUG\_EVENT\_N/HV\_OK\_OD Y7

GPIO\_6\_OD/CIO\_SDA\_OD Y1

GPIO\_7\_OD/CIO\_SCL\_OD T7

GPIO\_8/EN\_CIO\_PWR\_OD\* V7

GPIO\_9/SX\_CTRL\_OD\* M7

GPIO\_14 T1

GPIO\_15 T3

PB\_CIO2\_TX\_P/DPSRC\_0\_P R24

PB\_CIO2\_TX\_N/DPSRC\_0\_N N24

PB\_CIO2\_RX\_P R22

PB\_CIO2\_RX\_N N22

PB\_CONFIG1/CIO\_2\_LSEO D3

PB\_CONFIG2/CIO\_2\_LSEO M1

PB\_CIO3\_TX\_P/DPSRC\_2\_P W24

PB\_CIO3\_TX\_N/DPSRC\_2\_N U24

PB\_CIO3\_RX\_P W22

PB\_CIO3\_RX\_N U22

PB\_LSTX/CIO\_3\_LSEO M5

PB\_LSRX/CIO\_3\_LSEO P7

PB\_DPSRC\_1\_P A20

PB\_DPSRC\_1\_N B21

PB\_DPSRC\_3\_P A22

PB\_DPSRC\_3\_N B23

PB\_AUX\_P K3

PB\_AUX\_N K1

PB\_DPSRC\_HPD N6

PB\_CIO1/PB\_HV\_EN/BYP0 F1

GPIO\_11/PB\_CIO\_SEL/BYP1 R2

GPIO\_13/PB\_DP\_PWRDN/BYP2 F3

TP TBT MONDC0 AD23

TP TBT MONDC1 AC24

TBT MONOBSP W18

TBT MONOBSN W16

TBT THERMD\_P A7

TBT TDI W2

TBT TMS AB1

TBT TCK AA6

TBT TDO U6

TBT TEST\_EN R6

TBT TEST\_PWR\_GOOD W8

DP TBT SNK0 ML P<3> E14

DP TBT SNK0 ML N<3> D13

DP TBT SNK0 ML P<2> E16

DP TBT SNK0 ML N<2> D15

DP TBT SNK0 ML P<1> E18

DP TBT SNK0 ML N<1> D17

DP TBT SNK0 ML P<0> E20

DP TBT SNK0 ML N<0> D19

DP TBT SNK0 AUXCH P G4

DP TBT SNK0 AUXCH N G2

DP TBT SNK0 HPD AB5

DP TBT SNK1 ML P<3> E6

DP TBT SNK1 ML N<3> D5

DP TBT SNK1 ML P<2> E8

DP TBT SNK1 ML N<2> D7

DP TBT SNK1 ML P<1> E10

DP TBT SNK1 ML N<1> D9

DP TBT SNK1 ML P<0> E12

DP TBT SNK1 ML N<0> D11

DP TBT SNK1 AUXCH P H3

DP TBT SNK1 AUXCH N H1

DP TBT SNK1 HPD U4

TBT A R2D C P<0> G24

TBT A R2D C N<0> E24

TBT A D2R P<0> G22

TBT A D2R N<0> E22

TBT A CONFIG1 BUF P1

TBT A CONFIG2 RC K5

TBT A R2D C P<1> L24

TBT A R2D C N<1> J24

TBT A D2R P<1> L22

TBT A D2R N<1> J22

TBT A LSTX N8

TBT A LSRX J6

DP TBT PA ML C P<1> A16

DP TBT PA ML C N<1> B17

DP TBT PA ML C P<3> A18

DP TBT PA ML C N<3> B19

DP TBT PA AUXCH C P L4

DP TBT PA AUXCH C N L2

DP TBT PA HPD M3

TBT A HV\_EN R8

TBT A CIO\_SEL N2

TBT A DP\_PWRDN P3

GPIO\_2/TMU\_CLK\_IN/AC\_PRESENT U2

GPIO\_3/FORCE\_PWR L6

GPIO\_4/WAKE\_OD\_N H5

GPIO\_5/CIO\_PLUG\_EVENT\_N/HV\_OK\_OD Y7

GPIO\_6\_OD/CIO\_SDA\_OD Y1

GPIO\_7\_OD/CIO\_SCL\_OD T7

GPIO\_8/EN\_CIO\_PWR\_OD\* V7

GPIO\_9/SX\_CTRL\_OD\* M7

GPIO\_14 T1

GPIO\_15 T3

PB\_CIO2\_TX\_P/DPSRC\_0\_P R24

PB\_CIO2\_TX\_N/DPSRC\_0\_N N24

PB\_CIO2\_RX\_P R22

PB\_CIO2\_RX\_N N22

PB\_CONFIG1/CIO\_2\_LSEO D3

PB\_CONFIG2/CIO\_2\_LSEO M1

PB\_CIO3\_TX\_P/DPSRC\_2\_P W24

PB\_CIO3\_TX\_N/DPSRC\_2\_N U24

PB\_CIO3\_RX\_P W22

PB\_CIO3\_RX\_N U22

PB\_LSTX/CIO\_3\_LSEO M5

PB\_LSRX/CIO\_3\_LSEO P7

PB\_DPSRC\_1\_P A20

PB\_DPSRC\_1\_N B21

PB\_DPSRC\_3\_P A22

PB\_DPSRC\_3\_N B23

PB\_AUX\_P K3

PB\_AUX\_N K1

PB\_DPSRC\_HPD N6

PB\_CIO1/PB\_HV\_EN/BYP0 F1

GPIO\_11/PB\_CIO\_SEL/BYP1 R2

GPIO\_13/PB\_DP\_PWRDN/BYP2 F3

GPIO\_2/TMU\_CLK\_IN/AC\_PRESENT U2

GPIO\_3/FORCE\_PWR L6

GPIO\_4/WAKE\_OD\_N H5

GPIO\_5/CIO\_PLUG\_EVENT\_N/HV\_OK\_OD Y7

GPIO\_6\_OD/CIO\_SDA\_OD Y1

GPIO\_7\_OD/CIO\_SCL\_OD T7

GPIO\_8/EN\_CIO\_PWR\_OD\* V7

GPIO\_9/SX\_CTRL\_OD\* M7

GPIO\_14 T1

GPIO\_15 T3

PB\_CIO2\_TX\_P/DPSRC\_0\_P R24

PB\_CIO2\_TX\_N/DPSRC\_0\_N N24

PB\_CIO2\_RX\_P R22

PB\_CIO2\_RX\_N N22

PB\_CONFIG1/CIO\_2\_LSEO D3

PB\_CONFIG2/CIO\_2\_LSEO M1

PB\_CIO3\_TX\_P/DPSRC\_2\_P W24

PB\_CIO3\_TX\_N/DPSRC\_2\_N U24

PB\_CIO3\_RX\_P W22

PB\_CIO3\_RX\_N U22

PB\_LSTX/CIO\_3\_LSEO M5

PB\_LSRX/CIO\_3\_LSEO P7

PB\_DPSRC\_1\_P A20

PB\_DPSRC\_1\_N B21

PB\_DPSRC\_3\_P A22

PB\_DPSRC\_3\_N B23

PB\_AUX\_P K3

PB\_AUX\_N K1

PB\_DPSRC\_HPD N6

PB\_CIO1/PB\_HV\_EN/BYP0 F1

GPIO\_11/PB\_CIO\_SEL/BYP1 R2

GPIO\_13/PB\_DP\_PWRDN/BYP2 F3

GPIO\_2/TMU\_CLK\_IN/AC\_PRESENT U2

GPIO\_3/FORCE\_PWR L6

GPIO\_4/WAKE\_OD\_N H5

GPIO\_5/CIO\_PLUG\_EVENT\_N/HV\_OK\_OD Y7

GPIO\_6\_OD/CIO\_SDA\_OD Y1

GPIO\_7\_OD/CIO\_SCL\_OD T7

GPIO\_8/EN\_CIO\_PWR\_OD\* V7

GPIO\_9/SX\_CTRL\_OD\* M7

GPIO\_14 T1

GPIO\_15 T3

PB\_CIO2\_TX\_P/DPSRC\_0\_P R24

PB\_CIO2\_TX\_N/DPSRC\_0\_N N24

PB\_CIO2\_RX\_P R22

PB\_CIO2\_RX\_N N22

PB\_CONFIG1/CIO\_2\_LSEO D3

PB\_CONFIG2/CIO\_2\_LSEO M1

PB\_CIO3\_TX\_P/DPSRC\_2\_P W24

PB\_CIO3\_TX\_N/DPSRC\_2\_N U24

PB\_CIO3\_RX\_P W22

PB\_CIO3\_RX\_N U22

PB\_LSTX/CIO\_3\_LSEO M5

PB\_LSRX/CIO\_3\_LSEO P7

PB\_DPSRC\_1\_P A20

PB\_DPSRC\_1\_N B21

PB\_DPSRC\_3\_P A22

PB\_DPSRC\_3\_N B23

PB\_AUX\_P K3

PB\_AUX\_N K1

PB\_DPSRC\_HPD N6

PB\_CIO1/PB\_HV\_EN/BYP0 F1

GPIO\_11/PB\_CIO\_SEL/BYP1 R2

GPIO\_13/PB\_DP\_PWRDN/BYP2 F3

PCIE TBT D2R C P<0> C2840

PCIE TBT D2R C N<0> C2841

PCIE TBT D2R C P<1> C2842




PCIE TBT D2R C N<1> C2843

PCIE TBT D2R C P<2> C2844

PCIE TBT D2R C N<2> C2845

PCIE TBT D2R C P<3> C2846

PCIE TBT D2R C N<3> C2847



NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/14/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 28 OF 118

SHEET: 28 OF 81

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.





8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A


### U2950

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

Max Current = 4A (85C)

### 1.05V TBT "CIO" Switch

Internal switch not functional on RR.



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1










### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

Nominal Min Max  
 IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



### Thunderbolt Connector B



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

**Thunderbolt Connector B**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 33 OF 118  
 SHEET: 32 OF 81

### DDC Crossbar

Only necessary on dual-port hosts.  
 On single-port hosts alias TBTPA\_DDC to TBTSNK0\_DDC.  
 NEVER SEND AUXCH THROUGH CROSSBAR!



### Second TBT Port HV Boost Enable




SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
<b>DDC Crossbar</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 118
		SHEET	33 OF 81

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570,L3571,L3573,L3574		


### 3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max




Supervisor & CLKREQ # Isolation  
Delay = 130 ms +/- 20%

SYNC MASTER=115 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>X29C CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	35 OF 118
		SHEET	34 OF 81



SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/08/2013	
PAGE TITLE			
<b>SSD Connector</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 118
		SHEET	35 OF 81






Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SYNCH\_MASTER=CLEAN\_MLB\_REPLER SYNC\_DATE=06/13/2013

DRAWING NUMBER: <SCH NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 39 OF 118  
 SHEET: 36 OF 81



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

Camera 2 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 40 OF 118  
 SHEET: 37 OF 81

SYNC\_MASTER=CLEAN\_MLB\_REPLER SYNC\_DATE=06/13/2013

### USB Port Power Switch

### Left USB Port A




CURRENT LIMIT (R4600+R4601): 2.19A MIN / 2.76A MAX

We can add protection to 5V if we want, but leaving NC for now  
Place L4605 and L4615 at connector pin


SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
<b>USB 3.0 CONNECTORS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	46 OF 118
		SHEET	38 OF 81

### IPD Flex Connector




### SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSoC power to isolate when PSoC is not powered.  
No IPD on OE input pin PP3V3\_S4 (symbol error).




### Keyboard Connector



### PSOC USB CONTROLLER


- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



### TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE  
WHEN THE LID IS CLOSED  
LID OPEN => SMC\_LID\_LC ~ 3.42V  
LID CLOSE => SMC\_LID\_LC < 0.50V



IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.255 V	0.255E-6 W	
		800A		0.204 V	16.32E-6 W	
		60MA (MAX)	10 OHM	0.6 V	36E-3 W	
3V3 LDO	VDD	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
	VOUT	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
PSOC	VDD	14MA (MAX)		0.021 V	294E-6 W	
	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=CHANG\_J45 SYNC DATE=03/15/2013

KEYBOARD/TRACKPAD (1 OF 2)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 48 OF 118  
SHEET: 39 OF 81



Keyboard Backlight Connector




www.chinafix.com

SYNC_MASTER=CHANG J45		SYNC_DATE=03/15/2013	
KEYBOARD/TRACKPAD (2 OF 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	49 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	40 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8 7 6 5 4 3 2 1

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.


SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 118
		SHEET	41 OF 81

8 7 6 5 4 3 2 1




# SMC12 PECCI SUPPORT




## SMC Reset "Button", Supervisor & AVREF Supply



## Debug Power "Buttons"



## SMC Crystal Circuit



43 41 28 20	SMC PME S4 DARK L	R5169	100K	1	2	5%	1/20W	MP	201
71 42 41 39	SMC ONOFF L	R5170	10K	1	2	5%	1/20W	MP	201
41	G3 POWERON L	R5172	10K	1	2	5%	1/20W	MP	201
71 43 41 39	SMC LID	R5171	100K	1	2	5%	1/20W	MP	201
71 50 41	SMC TX L	R5173	10K	1	2	5%	1/20W	MP	201
71 50 41	SMC RX L	R5174	100K	1	2	5%	1/20W	MP	201
75 41 38	SMC DEBUGPRT TX L	R5175	20K	1	2	5%	1/20W	MP	201
75 41 38	SMC DEBUGPRT RX L	R5176	20K	1	2	5%	1/20W	MP	201
71 50 41	SMC TMS	R5177	10K	1	2	5%	1/20W	MP	201
71 50 41	SMC TDO	R5178	10K	1	2	5%	1/20W	MP	201
71 50 41	SMC TDI	R5179	10K	1	2	5%	1/20W	MP	201
71 50 41	SMC TCK	R5180	10K	1	2	5%	1/20W	MP	201
41	SMC BIL BUTTON L	R5181	10K	1	2	5%	1/20W	MP	201
57 56 43 41	SMC BC ACOK	R5187	470K	1	2	5%	1/20W	MP	201
41	SMC S5 PWRGD VIN	R5192	100K	1	2	5%	1/20W	MP	201
41	SMC INT L	R5193	10K	1	2	5%	1/20W	MP	201
42 41	CPU THRMTRIP 3V3	R5194	100K	1	2	5%	1/20W	MP	201
41 19	SPI DESCRIPTOR OVERRIDE L	R5195	10K	1	2	5%	1/20W	MP	201
71 50	SMC ROMBOOT	R5188	1K	1	2	5%	1/20W	MP	201
42 41	SMC THRMTRIP	R5186	10K	1	2	5%	1/20W	MP	201
41 30 29 19	SMC DELAYED PWRGD	R5191	100K	1	2	5%	1/20W	MP	201
66 61 41	SMC PM G2 EN	R5198	100K	1	2	5%	1/20W	MP	201
41 13	SMC ADAPTER EN	R5185	10K	1	2	5%	1/20W	MP	201
66 41	SMC S4 WAKESRC EN	R5190	100K	1	2	5%	1/20W	MP	201
71 41 34	WIFI EVENT L	R5189	10K	1	2	5%	1/20W	MP	201

SYNC MASTER=CHANG J45 SYNC DATE=11/12/2012

**SMC Shared Support**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	51 OF 118	SHEET	42 OF 81





57 56 43 42 41	SMC BC ACOK	==	SMC BC ACOK	41 42 43 56 57	43 41	NC ENET ASF GPIO	==	NC ENET ASF GPIO	41 43
43 41	NC HISIDE ISENSE OC	==	NC HISIDE ISENSE OC	41 43	43 41	NC SMC SYS LED	==	NC SMC SYS LED	41 43
46 43 41	SMC CPUPKG VSENSE	==	SMC CPUPKG VSENSE	41 43 46	43 41	NC MEM EVENT L	==	NC MEM EVENT L	41 43
46 43 41	SMC CPUPKG ISENSE	==	SMC CPUPKG ISENSE	41 43 46	43 41	NC SMC ODD DETECT	==	NC SMC ODD DETECT	41 43
43 41	NC SMC ADC2	==	NC SMC ADC2	41 43	43 41	NC IR RX OUT RC	==	NC IR RX OUT RC	41 43
45 43 41	SMC DCIN VSENSE	==	SMC DCIN VSENSE	41 43 45	43 41	NC SYS TDM ONEWIRE	==	NC SYS TDM ONEWIRE	41 43
45 43 41	SMC DCIN ISENSE	==	SMC DCIN ISENSE	41 43 45	43 41	NC SYS GFX THROTTLE L	==	NC SYS GFX THROTTLE L	41 43
45 43 41	SMC PBUS VSENSE	==	SMC PBUS VSENSE	41 43 45	43 41	NC SYS GFX OVERTEMP	==	NC SYS GFX OVERTEMP	41 43
46 43 41	SMC SSD ISENSE	==	SMC SSD ISENSE	41 43 46					
45 43 41	SMC CHGR RMON ISENSE	==	SMC CHGR RMON ISENSE	41 43 45					
45 43 41	SMC CPU HI ISENSE	==	SMC CPU HI ISENSE	41 43 45					
45 43 41	SMC OTHER3V3 HI ISENSE	==	SMC OTHER3V3 HI ISENSE	41 43 45					
46 43 41	SMC P1V35MEM ISENSE	==	SMC P1V35MEM ISENSE	41 43 46					
47 43 41	SMC CPUDDR ISENSE	==	SMC CPUDDR ISENSE	41 43 47					
47 43 41	SMC LCDPANEL ISENSE	==	SMC LCDPANEL ISENSE	41 43 47					
45 43 41	SMC OTHER5V HI ISENSE	==	SMC OTHER5V HI ISENSE	41 43 45					
43 41	NC SMC ADC14	==	NC SMC ADC14	41 43					
43 41	NC SMC ADC15	==	NC SMC ADC15	41 43					
43 41	NC SMC ADC16	==	NC SMC ADC16	41 43					
47 43 41	SMC LCDBKLT ISENSE	==	SMC LCDBKLT ISENSE	41 43 47					
43 41	NC SMC ADC18	==	NC SMC ADC18	41 43					
43 41	NC SMC ADC19	==	NC SMC ADC19	41 43					
47 43 41	SMC S2 ISENSE	==	SMC S2 ISENSE	41 43 47					
43 41	NC SMC ADC21	==	NC SMC ADC21	41 43					
47 43 41	SMC X29 ISENSE	==	SMC X29 ISENSE	41 43 47					
46 43 41	SMC TBT ISENSE	==	SMC TBT ISENSE	41 43 46					
43 41	NC SMBUS SMC 4 ASF SCL	==	NC SMBUS SMC 4 ASF SCL	41 43					
43 41	NC SMBUS SMC 4 ASF SDA	==	NC SMBUS SMC 4 ASF SDA	41 43					
80 43 41	NC SMBUS SMC 3 SCL	==	NC SMBUS SMC 3 SCL	41 43 80					
80 43 41	NC SMBUS SMC 3 SDA	==	NC SMBUS SMC 3 SDA	41 43 80					
43 41	NC BDV BKL PWM	==	NC BDV BKL PWM	41 43					
43 42 41 28 20	SMC PME S4 DARK L	==	SMC PME S4 DARK L	20 28 41 42 43					

Spare S4 IRQ




Hall Effect pads

APN: 998-3029  
OMIT\_TABLE  
J5250  
HALL-SENSOR-MLB-PADS-K99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY, PCBA HALL EFFECT, K99	J5250	CRITICAL	

SMC Project Support	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 52 OF 118
	SHEET 43 OF 81




SMLink 1 is slave port to access PCH & CPU via PECCI.


SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	53 OF 118
		SHEET	44 OF 81




DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter



CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter




SYNC MASTER=CHANG J45		SYNC DATE=12/21/2012	
PAGE TITLE			
High Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




### SSD CURRENT SENSE




### TBT Router CURRENT SENSE




### CPU PKG Load Side Current Sense / Filter




### DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER



### CPU Vcore Voltage Sense / Filter



SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES,MTL FILM,100K,5.1/20W,0201,SMD,LF	0201,0201,0201,0201,0201,0201,0201		SENSOR_NONPROD:N

SYNC MASTER=CHANG J45 SYNC DATE=12/21/2012



PAGE TITLE: Debug Sensors

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 56 OF 118  
 SHEET: 47 OF 81


LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



X29 PROXIMITY





SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	58 OF 118
		SHEET	48 OF 81




Left Fan

Right Fan




SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		60 OF 118	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 81	
IV ALL RIGHTS RESERVED			


### SPI Bus Series Termination




### SMC12 SPI SUPPORT



### LPC+SPI Connector




### SPI ROM




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>SPI ROM / LPC+SPI Conn.</b>			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 61 OF 118		SHEET 50 OF 81	

AUDIO CODEC, ANALOG BLOCKS  
APPLE P/N 353S4080




4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: CODEC, ANALOG</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 118
		SHEET	51 OF 81



AUDIO CODEC, DIGITAL BLOCKS  
APPLE P/N 353S4080







- PP6301 P3MM 1 1 PLACE\_NEAR=U6201.N3:5 mm
- PP6302 P3MM 1 1 PLACE\_NEAR=U6201.F2:5 mm
- PP6303 P3MM 1 1 PLACE\_NEAR=U6201.E2:5 mm
- PP6304 P3MM 1 1 PLACE\_NEAR=U6201.D2:5 mm
- PP6305 P3MM 1 1 PLACE\_NEAR=U6201.D1:5 mm

SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE <b>AUDIO:CODEC, DIGITAL</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 63 OF 118
			SHEET 52 OF 81








4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)  
 APN: 353S2888 & 353S2958  
 GAIN = +3 DB  
 1ST ORDER FC (L&R) = NOM 569 HZ  
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: SPEAKER AMP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 118
		SHEET	53 OF 81



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: JACK</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	65 OF 118
		SHEET	54 OF 81



**CODEC OUTPUT SIGNAL PATHS**

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

**CODEC INPUT SIGNAL PATHS**

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

**OTHER CODEC GPIO LINES**

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN

**2-MIC CONNECTOR**  
APN: 518S0769


**SPEAKER CONNECTOR**  
HP=80HZ  
APN: 518S0672

**J6602**  
78171-6006  
M-RT-SM

**J6603**  
78171-6006  
M-RT-SM


APN: 514-0875

**J6600**  
AUDIO-SPDIF-J44



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
<b>AUDIO: JACK TRANSLATORS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### MagSafe DC Power Jack




Input impedance of 22.1K meets sparkitecture requirements for D2 design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg


PAGE TITLE		DRAWING NUMBER		SIZE	
DC-In & Battery Connectors		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		70 OF 118	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		56 OF 81	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					





SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		71 OF 118	
SHEET		57 OF 81	







Vout = 1.85V max  
 95A max output  
 f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### DDR3L (1V35 S3) REGULATOR




SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>1.35V DDR3L SUPPLY</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 74 OF 118 SHEET 60 OF 81



SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
<b>5V / 3.3V Power Supply</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	75 OF 118
		SHEET	61 OF 81



# 1V05 S0 REGULATOR



$OCP = R7641 \times 8.5\mu A / R7640$   
 $OCP = 14.4A$

SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
1V05V POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	76 OF 118
		SHEET	62 OF 81




# Page Notes

Power aliases required by this page:  
 - =PPVIN\_S0\_LCDBKLT (9-12.6V LCD Backlight Input)  
 - =PP5V\_S0\_BKLTCTRL (5V Backlight Driver Input)  
 - =PP5V\_S0\_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:  
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds  
 BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	8	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	REFDES:PPVIN_S0_LCDBKLT_PWR_SW,PP5V_S0_BKLTCTRL_PWR_SW,PP5V_S0_KBDLED_PWR_SW		BKLT:PROD




SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/13/2013	
<b>LCD/KBD Backlight Driver</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		REVISION	D
<E4LABEL>		BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		77 OF 118	
SHEET		63 OF 81	

### 1.5V S0 Regulator




### 1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
<b>Misc Power Supplies</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 118
		SHEET	64 OF 81



EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

Integ. MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ @ 2.5V
	25.8 mOhm Max

U8030

Part TPS22924C  
Type Load Switch  
R(on) 18.5 mOhm Typ @ 2.5V  
25.8 mOhm Max

APN 353S2741

3.3V S0 Switch

PP3V3 S5

P3V3S0\_P1V5\_S0\_EN

PP3V3 S0

Max Current = 2A

C8030 1uF

Apple Inc.

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

















DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	80 OF 118		
SHEET	65 OF 81		

SYNC MASTER=J15\_MLB SYNC DATE=10/31/2012

### Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L	PM_SLP_S1_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (dS4C)	1	1	1	0	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0	0
Deep Sleep (dSAC)	1	1	0	0	0	0	0
Deep Sleep (dS)	0	1	0	0	0	0	0
Battery Off (G3HotAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0	0

### Power State Debug LEDs (For development only)




SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
<b>Power Control 1/ENABLE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
81 OF 118		BRANCH	<BRANCH>
66 OF 81		PAGE	
66 OF 81		SHEET	






# LCD PANEL INTERFACE (eDP)




## LCD Panel HPD & AUX strapping



CRITICAL  
J8300  
20525-130E-01  
F-RT-SM


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE <b>eDP Display Connector</b>			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 83 OF 118	SHEET 67 OF 81



Board-to-Board (Flex) Connector

Wire-to-Board (Micro-coax) Connector

SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
RIO Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	95 OF 118
		SHEET	68 OF 81



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
<b>Power Aliases</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
PAGE 100 OF 118			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		69 OF 81	



8 7 6 5 4 3 2 1

### Display Aliases

```

71 70 67 12 EDP_IG_PANEL_PWR == EDP_IG_PANEL_PWR 12 67 70 71
MAKE_BASE=TRUE
71 70 63 12 EDP_IG_BKL_ON == EDP_IG_BKL_ON 12 63 70 71
MAKE_BASE=TRUE
70 63 12 EDP_IG_BKL_PWM == EDP_IG_BKL_PWM 12 63 70
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_P<3..0> == TP_DP_IG_A_MLP<3..0>
MAKE_BASE=TRUE
74 67 5 DP_INT_ML_C_N<3..0> == TP_DP_IG_A_MLN<3..0>
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_P == DP_INT_AUXCH_C_P 5 67 70 74
MAKE_BASE=TRUE
74 70 67 5 DP_INT_AUXCH_C_N == DP_INT_AUXCH_C_N 5 67 70 74
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK0_HPD == DP_TBTSNK0_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_P<3..0> == TP_DP_IG_B_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK0_ML_C_N<3..0> == TP_DP_IG_B_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_P == DP_TBTSNK0_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK0_AUXCH_C_N == DP_TBTSNK0_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_DATA == DP_TBTSNK0_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK0_DDC_CLK == DP_TBTSNK0_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 28 12 DP_TBTSNK1_HPD == DP_TBTSNK1_HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_P<3..0> == TP_DP_IG_C_MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP_TBTSNK1_ML_C_N<3..0> == TP_DP_IG_C_MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_P == DP_TBTSNK1_AUXCH_C_P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP_TBTSNK1_AUXCH_C_N == DP_TBTSNK1_AUXCH_C_N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_DATA == DP_TBTSNK1_DDC_DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP_TBTSNK1_DDC_CLK == DP_TBTSNK1_DDC_CLK 12 33 70
MAKE_BASE=TRUE
70 68 20 12 HDMI_HPD == HDMI_HPD 12 20 68 70
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_P<0..2> == TP_DP_IG_D_MLP<2..0> 5
MAKE_BASE=TRUE
74 71 68 HDMI_DATA_N<0..2> == TP_DP_IG_D_MLN<2..0> 5
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_P == HDMI_CLK_P 5 68 70 71 74
MAKE_BASE=TRUE
74 71 70 68 5 HDMI_CLK_N == HDMI_CLK_N 5 68 70 71 74
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_CLK == HDMI_DDC_CLK 12 68 70 71
MAKE_BASE=TRUE
71 70 68 12 HDMI_DDC_DATA == HDMI_DDC_DATA 12 68 70 71
MAKE_BASE=TRUE

```

CPU signals

```

70 60 21 MEMVTT_EN == MEMVTT_EN 21 60 70
MAKE_BASE=TRUE

```

### Thunderbolt Signals Through PEG

```

74 28 5 PCIE_TBT_D2R_P<3..0> == PEG_D2R_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_D2R_N<3..0> == PEG_D2R_N<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_P<3..0> == PEG_R2D_C_P<3..0>
MAKE_BASE=TRUE
74 28 5 PCIE_TBT_R2D_C_N<3..0> == PEG_R2D_C_N<3..0>
MAKE_BASE=TRUE

```

### Unused PEG Lanes

```


5 TP_PEG_D2RP<15..4> == PEG_D2R_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_D2RN<15..4> == PEG_D2R_N<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CP<15..4> == PEG_R2D_C_P<15..4>
MAKE_BASE=TRUE
5 TP_PEG_R2D_CN<15..4> == PEG_R2D_C_N<15..4>
MAKE_BASE=TRUE

```

```


77 74 70 24 23 22 PP0V75_S3_MEM_VREFDQ_A == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_A 22 23 24 70 74 77
74 70 26 25 23 PP0V75_S3_MEM_VREFDQ_B == 0.675V TRUE PP0V75_S3_MEM_VREFDQ_B 22 25 26 70 74
77 74 70 24 23 22 PP0V75_S3_MEM_VREFCA_A == 0.675V TRUE PP0V75_S3_MEM_VREFCA_A 22 23 24 70 74 77
74 70 26 25 22 PP0V75_S3_MEM_VREFCA_B == 0.675V TRUE PP0V75_S3_MEM_VREFCA_B 22 25 26 70 74

```



### Unused signals

- 12 BT\_PWRST\_L
- 14 MEM\_VDD\_SEL\_1V5\_L
- 14 FW\_PWR\_EN\_PCH
- 14 WOL\_EN
- 14 FW\_PME\_L
- 14 DP\_TBT\_SEL
- 11 ENET\_MEDIA\_SENSE\_RDIV
- 12 AUD\_IPHS\_SWITCH\_EN\_PCH
- 12 AUD\_IP\_PERIPHERAL\_DET
- 12 AUD\_I2C\_INT\_L
- 14 TBT\_GO2SX\_BIDIR
- 14 DPMUX\_UC\_IRO
- 11 PEG\_CLKREQ\_L
- 11 ENET\_CLKREQ\_L
- 12 ENET\_LOW\_PWR\_PCH
- 28 HDMITBTMUX\_SEL\_TBT
- 12 SDCONN\_OC\_L



SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012	
Signal Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	102 OF 118
		SHEET	70 OF 81

8 7 6 5 4 3 2 1





# Functional Test Points

**J3501 - airport**

TRUE	AP CLKREQ O L	34
TRUE	AP RESET CONN L	34
TRUE	PCIE AP D2R PI N	34 76
TRUE	PCIE AP D2R PI P	34 76
TRUE	PCIE AP R2D N	34 76
TRUE	PCIE AP R2D P	34 76
TRUE	PCIE CLK100M AP CONN N	34 76
TRUE	PCIE CLK100M AP CONN P	34 76
TRUE	PCIE WAKE L	12 34 76
TRUE	PP3V3 S3RS4 BT F	34
TRUE	PP3V3 WLAN	34 42
TRUE	USB BT CONN N	34 76
TRUE	USB BT CONN P	34 76
TRUE	WIFI EVENT L	34 41 42
TRUE	GND	4X

**J4002 - Camera**

TRUE	MIPI CLK CONN N	37 79
TRUE	MIPI CLK CONN P	37 79
TRUE	CAM SENSOR WAKE L CONN	37
TRUE	MIPI DATA CONN N	37 79
TRUE	MIPI DATA CONN P	37 79
TRUE	SMBUS SMC 0 S0 SDA	37 41 44 48 80
TRUE	SMBUS SMC 0 S0 SCL	37 41 44 48 80
TRUE	I2C CAM SCK	36 37
TRUE	I2C CAM SDA	36 37
TRUE	PP5V S3RS0 ALSCAM F	37
TRUE	GND	

**J9500 - rio coax**

TRUE	HDMI CLK N	5 68 70 74
TRUE	HDMI CLK P	5 68 70 74
TRUE	HDMI DATA N<0>	68 70 74
TRUE	HDMI DATA N<1>	68 70 74
TRUE	HDMI DATA N<2>	68 70 74
TRUE	HDMI DATA P<0>	68 70 74
TRUE	HDMI DATA P<1>	68 70 74
TRUE	HDMI DATA P<2>	68 70 74

**USB3 SD D2R N**

TRUE	USB3 SD D2R N	13 20 68 76
TRUE	USB3 SD D2R P	13 20 68 76
TRUE	USB3 SD R2D C N	13 20 68 76
TRUE	USB3 SD R2D C P	13 20 68 76
TRUE	USB3 EXT B D2R N	13 68 75
TRUE	USB3 EXT B D2R P	13 68 75
TRUE	USB3 EXT B R2D N	68 75
TRUE	USB3 EXT B R2D P	68 75
TRUE	USB EXT B N	13 68 75
TRUE	USB EXT B P	13 68 75
TRUE	GND	19X

**J9510 - rio flex**

TRUE	SD PWR EN	13 18 68
TRUE	PP1V5R1V35 S0 RIO	68
TRUE	HDMI DDC CLK	12 68 70
TRUE	HDMI DDC DATA	12 68 70
TRUE	HDMI HPD L	
TRUE	SMBUS PCH CLK	13 18 22 44 63 68 76
TRUE	SMBUS PCH DATA	13 18 22 44 63 68 76
TRUE	PM SLP S3 BUF L	51 65 66 68
TRUE	PM SLP S4 L	12 21 34 38 41 66 68
TRUE	PP3V3 S3	3X 13 20 21 22 44 46 47 65 68 69 71
TRUE	PP3V3 S4	20 35 36 42 43 46 47 65 66 68
TRUE	PP5V S4	5X 38 51 61 65 66 67 68 69
TRUE	RIO SDCONN STATE CHANGE L	20 68
TRUE	USB EXT B OC L	18 68
TRUE	GND	10X

**J5150 - hall effect**

TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56 57 66 69 71
TRUE	SMC LID R	43
TRUE	GND	

**J6050 - left fan**

TRUE	FAN LT PWM	49
TRUE	FAN LT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63 65 66 69 70 71
TRUE	GND	5X

**J6060 - right fan**

TRUE	FAN RT PWM	49
TRUE	FAN RT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63 65 66 69 70 71
TRUE	GND	5X

**J6100 - lpc + spi**

TRUE	LPCPLUS GPIO	14 50
TRUE	LPCPLUS RESET L	20 50 76
TRUE	LPC AD<0>	13 41 50 76
TRUE	LPC AD<1>	13 41 50 76
TRUE	LPC AD<2>	13 41 50 76
TRUE	LPC AD<3>	13 41 50 76
TRUE	LPC CLK33M LPCPLUS	19 50 76
TRUE	LPC FRAME L	13 41 50 76
TRUE	LPC PWRDWN L	13 20 41 50
TRUE	LPC SERIRO	13 41 50
TRUE	PM CLKRUN L	12 41 50
TRUE	PP5V S0	18 19 37 49 50 58 59 62 63 65 66 69 70 71
TRUE	SMC RESET L	41 42 50 57
TRUE	SMC ROMBOOT	43 50
TRUE	SMC RX L	41 42 50
TRUE	SMC TCK	41 42 50
TRUE	SMC TDI	41 42 50
TRUE	SMC TDO	41 42 50
TRUE	SMC TMS	41 42 50
TRUE	SMC TX L	41 42 50
TRUE	SPIROM USE MLB	14 50
TRUE	SPI ALT CLK	50
TRUE	SPI ALT CS L	50
TRUE	SPI ALT MISO	50
TRUE	SPI ALT MOSI	50
TRUE	TP SMC MD1	50
TRUE	TP SMC TRST L	50
TRUE	GND	2X

**J4800 - ipd flex**

TRUE	Z2 CS L	39
TRUE	Z2 MOSI	39
TRUE	Z2 MISO	39
TRUE	Z2 SCLK	39
TRUE	Z2 HOST INTN	39
TRUE	Z2 CLKIN	39
TRUE	Z2 KEY ACT L	39
TRUE	PSOC F CS L	39
TRUE	PICKB L	39
TRUE	PSOC MOSI	39
TRUE	PSOC MISO	39
TRUE	PSOC SCLK	39
TRUE	SMBUS SMC 2 S3 SCL	39 41 44 80
TRUE	SMBUS SMC 2 S3 SDA	39 41 44 80
TRUE	SMC LID	39 41 42 43
TRUE	SMC T101 COM 1	
TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	PP5V S5	39 61 65 69 71
TRUE	GND	2X

**J4813 - keyboard**

TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56 57 66 69 71
TRUE	WS CONTROL KBD	39
TRUE	WS KBD1	39
TRUE	WS KBD10	39
TRUE	WS KBD11	39
TRUE	WS KBD12	39
TRUE	WS KBD13	39
TRUE	WS KBD14	39
TRUE	WS KBD15 CAP	39
TRUE	WS KBD16 NUM	39
TRUE	WS KBD17	39
TRUE	WS KBD18	39
TRUE	WS KBD19	39
TRUE	WS KBD2	39
TRUE	WS KBD20	39
TRUE	WS KBD21	39
TRUE	WS KBD22	39
TRUE	WS KBD23	39
TRUE	WS KBD3	39
TRUE	WS KBD4	39
TRUE	WS KBD5	39
TRUE	WS KBD6	39
TRUE	WS KBD7	39
TRUE	WS KBD8	39
TRUE	WS KBD9	39
TRUE	WS KBD ONOFF L	39
TRUE	WS LEFT OPTION KBD	39
TRUE	WS LEFT SHIFT KBD	39
TRUE	GND	2X

**J4915 - kbd bkl**

TRUE	KBDBKLT RETURN1	2X 40 63
TRUE	KBDBKLT RETURN2	2X 40 63
TRUE	PPVOUT S0 KBDBKLT	40 63
TRUE	GND	4X

**J6701 - audio flex**

TRUE	AUD HP PORT L	51 55
TRUE	AUD HP PORT R	51 55
TRUE	AUD SPDIF OUT JACK	
TRUE	AUD TIPDET INV	
TRUE	AUD TYPEDET	51 55
TRUE	AUD CONN MIC XW	4X
TRUE	CH HS MIC	
TRUE	PP3V3 S0	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	AUD CONN SLEEVE XW	4X 54 55
TRUE	US HS MIC	
TRUE	GND	2X GND

**J6601 - mic**

TRUE	DMIC CLK3	52 55
TRUE	PP3V3 S0	20 34 39 42 43 46 47 65 66 68 69 70 71
TRUE	DMIC SDA2	55
TRUE	DMIC SDA3	52 55
TRUE	GND	

**J6602 - L speaker**

TRUE	SPKRCONN L ID	52 55
TRUE	SPKRCONN L OUT N	53 55 81
TRUE	SPKRCONN L OUT P	53 55 81
TRUE	SPKRCONN SL OUT N	53 55 81
TRUE	SPKRCONN SL OUT P	53 55 81
TRUE	GND	

**J6603 - R speaker**

TRUE	SPKRCONN R ID	52 55
TRUE	SPKRCONN R OUT N	53 55 81
TRUE	SPKRCONN R OUT P	53 55 81
TRUE	SPKRCONN SR OUT N	53 55 81
TRUE	SPKRCONN SR OUT P	53 55 81
TRUE	GND	

**J7000 - DC PWR**

TRUE	ADAPTER SENSE	56
TRUE	PP20V DCIN FUSE	2X 56
TRUE	GND	2X

**J7050 - battery**

TRUE	PPVBAT G3H CONN	8X 56 57
TRUE	SMBUS SMC 5 G3 SCL	43 44 56 57 80
TRUE	SMBUS SMC 5 G3 SDA	43 44 56 57 80
TRUE	SYS DETECT L	56
TRUE	GND	8X

**J8300 - eDP**

TRUE	DP INT AUX N	67 74
TRUE	DP INT AUX P	67 74
TRUE	DP INT ML N<0>	67 74
TRUE	DP INT ML N<1>	67 74
TRUE	DP INT ML N<2>	67 74
TRUE	DP INT ML N<3>	67 74
TRUE	DP INT ML P<0>	67 74
TRUE	DP INT ML P<1>	67 74
TRUE	DP INT ML P<2>	67 74
TRUE	DP INT ML P<3>	67 74
TRUE	LCD FSS	63 67
TRUE	LCD HPD CONN	67
TRUE	LED RETURN 1	63 67
TRUE	LED RETURN 2	63 67
TRUE	LED RETURN 3	63 67
TRUE	LED RETURN 4	63 67
TRUE	LED RETURN 5	63 67
TRUE	LED RETURN 6	63 67
TRUE	PP5VR3V3 SW LCD	3X 67
TRUE	PPVOUT S0 LCDBKLT	63 67
TRUE	GND	16X

**Power Rails**

TRUE	PM SLP S3 L	12 21 41 66
TRUE	PPVTT S0 DDR	21 27 60 69
TRUE	PP3V3 S0	65 66 67 69 71 81
TRUE	PP3V3 S3	35 44 45 46 47 48 49 51 52 55
TRUE	PP3V3 S5	37 20 21 22 44 46 47 65 68 69
TRUE	PP3V3 S5 AVREF SMC	41 42
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56 57 66 69 71
TRUE	PP5V S0	18 19 37 49 50 58 59 62 63 65
TRUE	PP5V S3	21 37 60 65 66 69
TRUE	PP5V S5	39 61 65 69 71
TRUE	PPBUS G3H	30 45 56 57 63 69
TRUE	PPDCIN G3H	56 57 69
TRUE	PPVCC S0 CPU	6 8 10 46 59 69
TRUE	PPVTTDDR S3	60 69
TRUE	PP3V3 S0SW SSD	35 46 69
TRUE	PP1V5 S0	65 12 13 15 17 19 52 64 66 68
TRUE	PP1V35 S3	21 22 46 60 65 69

**XDP**

TRUE	XDP CPU TCK	6 18 74
TRUE	XDP PCH TCK	11 18
TRUE	XDP CPU TDI	6 18 74
TRUE	XDP CPU TDO	6 18 74
TRUE	XDP CPUPCH TRST L	6 18 74
TRUE	XDP CPU TMS	6 18 74
TRUE	XDP PCH TMS	11 18
TRUE	XDP PCH TDI	11 18
TRUE	XDP PCH TDO	11 18
TRUE	XDP CPU PREQ L	6 18 74
TRUE	XDP CPU PRDY L	6 18 74
TRUE	PM RSMRST L	12 66 76
TRUE	PM PCH PWROK	12 19 76
TRUE	PM SYSRST L	12 19 41 76
TRUE	CPU CFG<3>	6 18 74
TRUE	PP1V05 S0	14 15 17 18 42 62 66 69
TRUE	GND	2X GND

**Power Sequence**

TRUE	SMC ONOFF L	39 41 42
TRUE	PM DSW PWRGD	12 41 76
TRUE	ALL SYS PWRGD	18 19 41 58 66
TRUE	PM PCH SYS PWROK	12 18 19 41 76
TRUE	PLT RESET L	12 18 20 21
TRUE	EDP IG PANEL PWR	12 67 70
TRUE	EDP IG BKL ON	12 63 70

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

**Functional Test Points**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 104 OF 118  
 SHEET: 71 OF 81







# J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

### Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,  
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL11, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
<b>PCB Rule Definitions</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	110 OF 118
		SHEET	73 OF 81



### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG, Tables 205-207

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2N2S	*	=6X_DIELECTRIC	?	DMICKL2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKL2S2N	*	=3X_DIELECTRIC	?	DMICKL2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKL2OTHER	*	=4X_DIELECTRIC	?	DMICKL2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKL2N2S
CLK_DMI	DMI_S2N	*	DMICKL2S2N
CLK_DMI	*	*	DMICKL2OTHER

### PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

### DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2CLK	*	=7X_DIELECTRIC	?	HDMICKL_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKL_2DP	*	=4X_DIELECTRIC	?	HDMICKL_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKL_2OTHER	*	=7X_DIELECTRIC	?	HDMICKL_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKL_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKL_2DP
HDMI_CLK	*	*	HDMICKL_2OTHER

DisplayPort/TMS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54mm. Max Length 241.3mm.  
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.  
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.  
 MAX LENGTH OF DISPLAYPORT/TMS TRACKS: 13 INCHES.

### CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>
DMI_N2S	CPU_85D	DMI_N2S	DMI N2S P<3:0>
DMI_N2S	CPU_85D	DMI_N2S	DMI N2S N<3:0>
FDI_INT	CPU_50S	CPU_AGTL	FDI INT
FDI_CSVMC	CPU_50S	CPU_AGTL	FDI CSVMC
DMI_CLK	CPU_85D	CLK_DMI	DMI CLK100M CPU P
DMI_CLK	CPU_85D	CLK_DMI	DMI CLK100M CPU N
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF N
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF P
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS N
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS P
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP
CPU_CFG	CPU_45S	CPU_ITP	CPU CFG<19..0>
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN
XDP_TDI	CPU_45S	CPU_ITP	XDP CPU TDI
XDP_TDO	CPU_45S	CPU_ITP	XDP CPU TDO
XDP_TMS	CPU_45S	CPU_ITP	XDP CPU TMS
XDP_TCK	CPU_45S	CPU_ITP	XDP CPU TCK
XDP_TRST_L	CPU_45S	CPU_ITP	XDP CRUPCH TRST L
XDP_BPM	CPU_45S	CPU_ITP	XDP BPM L<3..0>
XDP_BPM_L	CPU_45S	CPU_ITP	XDP BPM L<7..4>
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP DBRESET L
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP CPU PRDY L
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP CPU PREQ L
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR L
CPU_PECI	CPU_45S	CPU_VID	CPU PECI
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM THRMTRIP L
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM_PWRGD
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>
CPU_VID	CPU_45S	CPU_VID	CPU VIDSOUT
CPU_VID	CPU_45S	CPU_VID	CPU VIDCLK
CPU_VID	CPU_45S	CPU_VID	CPU VIDALERT L
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
CPU_MEM_VREF	CPU_VREF	CPU_VREF	CPU DIMMA VREFDQ
CPU_MEM_VREF	CPU_VREF	CPU_VREF	CPU DIMMB VREFDQ
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75 S3 MEM VREFDQ A
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75 S3 MEM VREFDQ B
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75 S3 MEM VREFCA A
CPU_MEM_VREF	MEM_PWR	MEM_PWR	PP0V75 S3 MEM VREFCA B
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D N<3..0>
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>

### DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUXCH C P
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUXCH C N
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUX P
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUX N

### DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI DATA P<2..0>
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI DATA N<2..0>
HDMI_CLK	DP_85D	HDMI_CLK	HDMI CLK P
HDMI_CLK	DP_85D	HDMI_CLK	HDMI CLK N
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P
TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N
TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P
TBTSNK0_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N
TBTSNK1_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P
TBTSNK1_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N
TBTSNK1_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P
TBTSNK1_AUXCH	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

**CPU Constraints**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> D  
 REVISION <E4LABEL>  
 BRANCH <BRANCH>  
 PAGE 111 OF 118  
 SHEET 74 OF 81



8 7 6 5 4 3 2 1

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
NC SATA A R2D CP	SATA_R5D	SATA_R2D			11 72
NC SATA A R2D CN	SATA_R5D	SATA_R2D			11 72
NC SATA A D2RP	SATA_R5D	SATA_D2R			11 72
NC SATA A D2RN	SATA_R5D	SATA_D2R			11 72
NC SATA B R2D CP	SATA_R5D	SATA_R2D			11 72
NC SATA B R2D CN	SATA_R5D	SATA_R2D			11 72
NC SATA B D2RP	SATA_R5D	SATA_D2R			11 72
NC SATA B D2RN	SATA_R5D	SATA_D2R			11 72
PCH SATA RCOMP	SATA_45SE	SATA_RCOMP			11
USB_EXTA_P	USB_85D	USB			13 38
USB_EXTA_N	USB_85D	USB			13 38
USB_EXTA_MUXED_P	USB_85D	USB			38
USB_EXTA_MUXED_N	USB_85D	USB			38
USB_LT1_P	USB_85D	USB			38
USB_LT1_N	USB_85D	USB			38
NC USB_EXTCP	USB_85D	USB			13 72
NC USB_EXTCN	USB_85D	USB			13 72
NC USB_SDP	USB_85D	USB			13 72
NC USB_SDN	USB_85D	USB			13 72
SMC_DEBUGPRT_RX_L	CPU_45S	CPU_ITP			38 41 42
SMC_DEBUGPRT_TX_L	CPU_45S	CPU_ITP			38 41 42
NC USB_SMC_P	USB_85D	USB			72
NC USB_SMCN	USB_85D	USB			72
NC USB_6P	USB_85D	USB			13 72
NC USB_6N	USB_85D	USB			13 72
NC USB_7P	USB_85D	USB			13 72
NC USB_7N	USB_85D	USB			13 72
USB_EXTB_P	USB_85D	USB			13 68 71
USB_EXTB_N	USB_85D	USB			13 68 71
NC USB_EXTRP	USB_85D	USB			13 72
NC USB_EXTRN	USB_85D	USB			13 72
USB_BT_P	USB_85D	USB			13 34
USB_BT_N	USB_85D	USB			13 34
USB_BT_CONN_P	USB_85D	USB			34 71
USB_BT_CONN_N	USB_85D	USB			34 71
NC USB_IRP	USB_85D	USB			13 72
NC USB_IRN	USB_85D	USB			13 72
USB_TPAD_P	USB_85D	USB			13 39
USB_TPAD_N	USB_85D	USB			13 39
USB_TPAD_R_P	USB_85D	USB			39
USB_TPAD_R_N	USB_85D	USB			39
PCH USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS			13
USB3_EXTA_D2R_P	USB_85D	USB3_D2R			13 38
USB3_EXTA_D2R_N	USB_85D	USB3_D2R			13 38
USB3_EXTA_D2R_C_P	USB_85D	USB3_D2R			13 38
USB3_EXTA_D2R_C_N	USB_85D	USB3_D2R			13 38
USB3_EXTA_R2D_P	USB_85D	USB3_R2D			38
USB3_EXTA_R2D_N	USB_85D	USB3_R2D			38
USB3_EXTA_R2D_C_P	USB_85D	USB3_R2D			13 38
USB3_EXTA_R2D_C_N	USB_85D	USB3_R2D			13 38
USB3_EXTB_D2R_P	USB_85D	USB3_D2R			13 68 71
USB3_EXTB_D2R_N	USB_85D	USB3_D2R			13 68 71
USB3_EXTB_D2R_C_P	USB_85D	USB3_D2R			13 68 71
USB3_EXTB_D2R_C_N	USB_85D	USB3_D2R			13 68 71
USB3_EXTR_P	USB_85D	USB3_R2D			68 71
USB3_EXTR_N	USB_85D	USB3_R2D			68 71
USB3_EXTR_C_P	USB_85D	USB3_R2D			13 68
USB3_EXTR_C_N	USB_85D	USB3_R2D			13 68
NC USB3_EXTC_D2RP	USB_85D	USB3_D2R			13 72
NC USB3_EXTC_D2RN	USB_85D	USB3_D2R			13 72
NC USB3_EXTC_R2D_CP	USB_85D	USB3_R2D			13 72
NC USB3_EXTC_R2D_CN	USB_85D	USB3_R2D			13 72
NC USB3_EXTD_D2RP	USB_85D	USB3_D2R			13 72
NC USB3_EXTD_D2RN	USB_85D	USB3_D2R			13 72
NC USB3_EXTD_R2D_CP	USB_85D	USB3_R2D			13 72
NC USB3_EXTD_R2D_CN	USB_85D	USB3_R2D			13 72

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW			11 19
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M			11 19
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M			11 19
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M			19 28
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M			28

### SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=6X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
WT_WAKE	*	=4X_DIELECTRIC	?	WT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

### USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.  
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

SYNC MASTER=SIDLE\_J45 SYNC DATE=12/10/2012

PCH Constraints 1


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 112 OF 118  
SHEET: 75 OF 81

8 7 6 5 4 3 2 1





### LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

### PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2x_DIELECTRIC	?	PCH_SE	TOP,BOTTOM	=3x_DIELECTRIC	?

### PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=2x_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
PCIE_TXRX	*	=6x_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
PCIE_2OTHER	*	=4x_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_2CLK	*	=7x_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10x_DIELECTRIC	?
PCIECLK_2OTHER	*	=7x_DIELECTRIC	?	PCIECLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	13 41 50 71
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	13 41 50 71
LPC_RESET_L	LPC_45S	LPC	LPCPLUS RESET L	20 50 71
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK	13 18 22 44 63 68 71
SMBUS_PCH_DATA	SMB_45S	SMB	SMBUS PCH DATA	13 18 22 44 63 68 71
SMBUS_PCH_0_CLK	SMB_45S	SMB	SML PCH 0 CLK	13 44
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA	13 44
SMBUS_PCH_1_CLK	SMB_45S	SMB	SML PCH 1 CLK	13 44
SMBUS_PCH_1_DATA	SMB_45S	SMB	SML PCH 1 DATA	13 44
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	11 52
HDA_BIT_CLK_R	HDA_45S	HDA	HDA BIT CLK R	11
HDA_SYNC	HDA_45S	HDA	HDA SYNC	11 52
HDA_SYNC_R	HDA_45S	HDA	HDA SYNC R	11
HDA_RST_L	HDA_45S	HDA	HDA RST L	11 52
HDA_RST_R	HDA_45S	HDA	HDA RST R	11 52
HDA_SDIN0	HDA_45S	HDA	HDA SDIN0	11 52
HDA_SDIN0_R	HDA_45S	HDA	CS4208 HDA SDOUT0 R	52
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	11 52
HDA_SDOUT_R	HDA_45S	HDA	HDA SDOUT R	11 19
SPT_CLK	SPT_45S	SPT	SPI CLK R	13 50
SPT_CLK	SPT_45S	SPT	SPI CLK	50
SPT_MOST	SPT_45S	SPT	SPI MOSI R	13 50
SPT_MISO	SPT_45S	SPT	SPI MOSI	50
SPT_MISO	SPT_45S	SPT	SPI MISO	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 R L	13 50
SPT_CS0	SPT_45S	SPT	SPI CS0 L	50
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P	13 20 68 71
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C N	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R P	13 20 68 71
USB3_SD_D2R	USB3_85D	USB3_D2R	USB3 SD D2R N	13 20 68 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D N	34 71
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C P	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C N	13 34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI P	34
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D PI N	34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R N	13 34
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI P	34 71
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI N	34 71
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N	36 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P	13 37
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N	13 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P	36 37
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N	36 37
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R	11 19
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC	19 41
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS	19 50 71
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R	11 19
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK33M PCIIN	11 19
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK14P3M REFCLK	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK33M PCIOUT	11 19
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M PCH P	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M PCH N	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT P	11 28
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M TBT N	11 28
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK96M DOT P	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK96M DOT N	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK100M SATA P	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCH CLK100M SATA N	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SD P	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SD N	11
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP P	11 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP N	11 34
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN P	34 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN N	34 71
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA P	11 37
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA N	11 37
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C P	36 37
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C N	36 37
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD P	11 38
CLK_PCIE_85D	CLK_PCIE_85D	CLK_PCIE	PCIE CLK100M SSD N	11 38

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTRUDER L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTVRMEN L	11
PCH_PM_NET	PCH_45S	PCH_SE	PCH DSWVRMEN	12
PCH_PM_NET	PCH_45S	PCH_SE	PCH SRTRCRST L	11
PCH_PM_NET	PCH_45S	PCH_SE	PM RSMRST L	12 66 71
PCH_PM_NET	PCH_45S	PCH_SE	PM SYSRST L	12 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK	12 19 71 76
PCH_PM_NET	PCH_45S	PCH_SE	PM DSW PWROK	12 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH SYS PWROK	12 19 41 71
PCH_PM_NET	PCH_45S	PCH_SE	PM PWRBTN L	12 41
PCH_PM_NET	PCH_45S	PCH_SE	PM THRMTRIP L R	14 42
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCH_PCIE_WAKE	PCH_45S	PCH_SE	PCIE WAKE L	12 34 36 71
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R P<3..0>	13 35
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C P<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C N<3..0>	13 35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D P<3..0>	35
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D N<3..0>	35

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 113 OF 118  
SHEET 76 OF 81





### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE	APPLY TO
	PHYSICAL	SPACING			
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 23 27	
MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 23 27	
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1>	7 24 27	
MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1>	7 24 27	
MEM_A_CKE0	MEM_40S	MEM_CTRL	MEM A CKE<0>	7 23 27	
MEM_A_CKE1	MEM_40S	MEM_CTRL	MEM A CKE<1>	7 24 27	
MEM_A_CS_L<0>	MEM_40S	MEM_CTRL	MEM A CS L<0>	7 23 27	
MEM_A_CS_L<1>	MEM_40S	MEM_CTRL	MEM A CS L<1>	7 24 27	
MEM_A_ODT<0>	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 23 27	
MEM_A_ODT<1>	MEM_40S	MEM_CTRL	MEM A ODT<1>	7 24 27	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 23 24 27	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 23 24 27	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 23 24 27	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 23 24 27	
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 23 24 27	
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0>	7 23 24	
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8>	7 23 24	
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16>	7 23 24	
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24>	7 23 24	
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32>	7 23 24	
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40>	7 23 24	
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48>	7 23 24	
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56>	7 23 24	
MEM_A_DQS_0	MEM_85D	MEM_A_DQS_0	MEM A DQS P<0>	7 23 24	
MEM_A_DQS_0	MEM_85D	MEM_A_DQS_0	MEM A DQS N<0>	7 23 24	
MEM_A_DQS_1	MEM_85D	MEM_A_DQS_1	MEM A DQS P<1>	7 23 24	
MEM_A_DQS_1	MEM_85D	MEM_A_DQS_1	MEM A DQS N<1>	7 23 24	
MEM_A_DQS_2	MEM_85D	MEM_A_DQS_2	MEM A DQS P<2>	7 23 24	
MEM_A_DQS_2	MEM_85D	MEM_A_DQS_2	MEM A DQS N<2>	7 23 24	
MEM_A_DQS_3	MEM_85D	MEM_A_DQS_3	MEM A DQS P<3>	7 23 24	
MEM_A_DQS_3	MEM_85D	MEM_A_DQS_3	MEM A DQS N<3>	7 23 24	
MEM_A_DQS_4	MEM_85D	MEM_A_DQS_4	MEM A DQS P<4>	7 23 24	
MEM_A_DQS_4	MEM_85D	MEM_A_DQS_4	MEM A DQS N<4>	7 23 24	
MEM_A_DQS_5	MEM_85D	MEM_A_DQS_5	MEM A DQS P<5>	7 23 24	
MEM_A_DQS_5	MEM_85D	MEM_A_DQS_5	MEM A DQS N<5>	7 23 24	
MEM_A_DQS_6	MEM_85D	MEM_A_DQS_6	MEM A DQS P<6>	7 23 24	
MEM_A_DQS_6	MEM_85D	MEM_A_DQS_6	MEM A DQS N<6>	7 23 24	
MEM_A_DQS_7	MEM_85D	MEM_A_DQS_7	MEM A DQS P<7>	7 23 24	
MEM_A_DQS_7	MEM_85D	MEM_A_DQS_7	MEM A DQS N<7>	7 23 24	
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 25 27	
MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 25 27	
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1>	7 26 27	
MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1>	7 26 27	
MEM_B_CKE<0>	MEM_40S	MEM_CTRL	MEM B CKE<0>	7 25 27	
MEM_B_CKE<1>	MEM_40S	MEM_CTRL	MEM B CKE<1>	7 26 27	
MEM_B_CS_L<0>	MEM_40S	MEM_CTRL	MEM B CS L<0>	7 25 27	
MEM_B_CS_L<1>	MEM_40S	MEM_CTRL	MEM B CS L<1>	7 26 27	
MEM_B_ODT<0>	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 25 27	
MEM_B_ODT<1>	MEM_40S	MEM_CTRL	MEM B ODT<1>	7 26 27	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 25 26 27	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 25 26 27	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 25 26 27	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 25 26 27	
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 25 26 27	
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0>	7 25 26	
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8>	7 25 26	
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16>	7 25 26	
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24>	7 25 26	
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32>	7 25 26	
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40>	7 25 26	
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48>	7 25 26	
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56>	7 25 26	
MEM_B_DQS_0	MEM_85D	MEM_B_DQS_0	MEM B DQS P<0>	7 25 26	
MEM_B_DQS_0	MEM_85D	MEM_B_DQS_0	MEM B DQS N<0>	7 25 26	
MEM_B_DQS_1	MEM_85D	MEM_B_DQS_1	MEM B DQS P<1>	7 25 26	
MEM_B_DQS_1	MEM_85D	MEM_B_DQS_1	MEM B DQS N<1>	7 25 26	
MEM_B_DQS_2	MEM_85D	MEM_B_DQS_2	MEM B DQS P<2>	7 25 26	
MEM_B_DQS_2	MEM_85D	MEM_B_DQS_2	MEM B DQS N<2>	7 25 26	
MEM_B_DQS_3	MEM_85D	MEM_B_DQS_3	MEM B DQS P<3>	7 25 26	
MEM_B_DQS_3	MEM_85D	MEM_B_DQS_3	MEM B DQS N<3>	7 25 26	
MEM_B_DQS_4	MEM_85D	MEM_B_DQS_4	MEM B DQS P<4>	7 25 26	
MEM_B_DQS_4	MEM_85D	MEM_B_DQS_4	MEM B DQS N<4>	7 25 26	
MEM_B_DQS_5	MEM_85D	MEM_B_DQS_5	MEM B DQS P<5>	7 25 26	
MEM_B_DQS_5	MEM_85D	MEM_B_DQS_5	MEM B DQS N<5>	7 25 26	
MEM_B_DQS_6	MEM_85D	MEM_B_DQS_6	MEM B DQS P<6>	7 25 26	
MEM_B_DQS_6	MEM_85D	MEM_B_DQS_6	MEM B DQS N<6>	7 25 26	
MEM_B_DQS_7	MEM_85D	MEM_B_DQS_7	MEM B DQS P<7>	7 25 26	
MEM_B_DQS_7	MEM_85D	MEM_B_DQS_7	MEM B DQS N<7>	7 25 26	
		MEM_PWR	PP0V75_S3 MEM VREFD0 A	22 23 24 70 74	
		MEM_PWR	PP0V75_S3 MEM VREFCA A	22 23 24 70 74	
		MEM_PWR	PP1V35_S3 MEM	23 24 25 26 66 69	

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

### DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair  
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.  
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].  
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.  
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.  
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.  
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.  
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.  
SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down  
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 114 OF 118  
SHEET: 77 OF 81



# DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

## Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

## TBT\_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Thunderbolt Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 115 OF 118  
 SHEET: 78 OF 81



### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
S2_MEM_PWR	S2_MEM_PWR		PP1V35 CAM
S2_MEM_PWR	S2_MEM_PWR		PP0V675 CAM VREF
S2_MEM_PWR	S2_MEM_PWR		PP0V675 MEM CAM VREFCA
S2_MEM_PWR	S2_MEM_PWR		PP0V675 MEM CAM VREFDO

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

**Camera Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 118  
 SHEET: 79 OF 81



8 7 6 5 4 3 2 1

D

D

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	39 41 44 71
SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	39 41 44 71
SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	37 41 44 48 71
SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	37 41 44 48 71
SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	41 44 56 57 71
SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	41 44 56 57 71
SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIEPPAIR		CHGR_CSI_P	57
	1T01_DIEPPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIEPPAIR		CHGR_CSO_P	57
	1T01_DIEPPAIR		CHGR_CSO_N	57

C

C

B

B

A

A

www.chinafix.com

8 7 6 5 4 3 2 1

SYNC_MASTER=SIDLE_J45		SYNC_DATE=12/10/2012	
<b>SMC Constraints</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	117 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	80 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



