

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

|       |       |                         |                |
|-------|-------|-------------------------|----------------|
| REV   | ECN   | DESCRIPTION OF REVISION | CK APPD / DATE |
| <REV> | <ECN> | <ECO_DESCRIPTION>       | <ECODATE>      |

# J110 MLB SCHEMATIC

09/25/14

| Page | Contents                         | Sync      | Date       |
|------|----------------------------------|-----------|------------|
| 1    | 1 Table of Contents              | MASTER    | 01/17/2013 |
| 2    | 2 BOM Configuration              | J43_MLB   | 02/20/2013 |
| 3    | 3 BOM Variants                   | MASTER    | 09/13/2012 |
| 4    | 4 PD Parts                       | MASTER    | 09/13/2012 |
| 5    | 5 CPU GFX/NCTF/RSVD              | WILL_J43  | 09/13/2012 |
| 6    | 6 CPU Misc/JTAG/CFG/RSVD         | WILL_J43  | 09/13/2012 |
| 7    | 7 CPU DDR3/LPDDR3 Interfaces     | WILL_J43  | 10/02/2012 |
| 8    | 8 CPU/PCH POWER                  | J43_MLB   | 10/02/2012 |
| 9    | 9 CPU/PCH GROUNDS                | J43_MLB   | 01/11/2013 |
| 10   | 10 CPU Decoupling                | LABEL_J41 | 09/13/2012 |
| 11   | 12 PCH Decoupling                | WILL_J43  | 12/17/2012 |
| 12   | 13 PCH Audio/JTAG/SATA/CLK       | WILL_J43  | 02/20/2013 |
| 13   | 14 PCH PM/PCI/GFX                | J43_MLB   | 09/13/2012 |
| 14   | 15 PCH PCIe/USB/LPC/SPI/SMBus    | WILL_J43  | 01/14/2013 |
| 15   | 16 PCH GPIO/MISC/LPIO            | WILL_J43  | 12/17/2012 |
| 16   | 18 CPU/PCH Merged XDP            | WILL_J43  | 01/09/2013 |
| 17   | 19 Chipset Support               | J43_MLB1  | 01/17/2013 |
| 18   | 20 Project Chipset Support       | J43_MLB   | 02/04/2013 |
| 19   | 22 DDR3 VREF MARGINING           | WILL_J43  | MASTER     |
| 20   | 23 LPDDR3 DRAM Channel A (0-31)  | MASTER    | MASTER     |
| 21   | 24 LPDDR3 DRAM Channel A (32-63) | MASTER    | MASTER     |
| 22   | 25 LPDDR3 DRAM Channel B (0-31)  | MASTER    | MASTER     |
| 23   | 26 LPDDR3 DRAM Channel B (32-63) | MASTER    | 09/21/2012 |
| 24   | 27 LPDDR3 DRAM Termination       | J43_MLB   | 01/19/2013 |
| 25   | 28 Thunderbolt Host (1 of 2)     | T29_RR    | 12/17/2012 |
| 26   | 29 Thunderbolt Host (2 of 2)     | T29_RR    | 12/17/2012 |
| 27   | 30 TBT Power Support             | WILL_J43  | 10/26/2012 |
| 28   | 32 Thunderbolt Connector A       | T29_RR    | 10/02/2012 |
| 29   | 35 Wireless Connector            | J43_MLB   | 02/20/2013 |
| 30   | 37 SSD Connector                 | J43_MLB   | 01/09/2013 |
| 31   | 39 Camera 1 of 2                 | J43_MLB1  | 09/14/2012 |
| 32   | 40 Camera 2 of 2                 | J43_MLB   | 02/20/2013 |
| 33   | 46 External A USB3 Connector     | J43_MLB   | 01/17/2013 |
| 34   | 48 IPD Connector                 | J43_MLB   | 12/17/2012 |
| 35   | 50 SMC                           | WILL_J43  |            |

| Page | Contents                               | Sync          | Date       |
|------|--|---------------|------------|
| 36   | 51 SMC Shared Support                  | WILL_J43      | 12/17/2012 |
| 37   | 52 SMC Project Support                 | J43_MLB       | 02/20/2013 |
| 38   | 53 SMBus Connections                   | J43_MLB       | 09/28/2012 |
| 39   | 54 High Side Current Sensing           | SID_J41       | 02/26/2013 |
| 40   | 55 Voltage & Load Side Current Sensing | SID_J41       | 02/26/2013 |
| 41   | 56 Debug Sensors 1                     | SID_J41       | 02/26/2013 |
| 42   | 58 Thermal Sensors                     | J43_MLB       | 02/20/2013 |
| 43   | 60 Fan                                 | J43_MLB       | 09/13/2012 |
| 44   | 61 SPI Debug Connector                 | YHARTANTO_J44 | 01/09/2013 |
| 45   | 64 Audio: Speaker Amp                  | J43_MLB       | 09/04/2012 |
| 46   | 69 Battery Connector & Hall Effect     | MASTER        | 09/13/2012 |
| 47   | 70 DC-In & G3H Supply                  | J43_MLB       | 09/14/2012 |
| 48   | 71 PBus Supply & Battery Charger       | J43_MLB       | 10/09/2012 |
| 49   | 72 CPU VR12.6 VCC Regulator IC         | J43_MLB       | 09/21/2012 |
| 50   | 73 CPU VR12.5 VCC Power Stage          | J43_MLB       | 09/17/2012 |
| 51   | 74 LPDDR3 Supply                       | J43_MLB       | 10/02/2012 |
| 52   | 75 5V S4RS3 / 3.3V S5 Power Supply     | J43_MLB       | 09/10/2012 |
| 53   | 76 1.05V S0 Power Supply               | J43_MLB       | 09/13/2012 |
| 54   | 77 LCD/KBD Backlight Driver            | J43_MLB       | 10/04/2012 |
| 55   | 78 Misc Power Supplies                 | J43_MLB       | 10/04/2012 |
| 56   | 80 Power FETs                          | J43_MLB       | 09/16/2012 |
| 57   | 81 Power Control                       | J43_MLB       | 09/11/2012 |
| 58   | 83 Internal DisplayPort Connector      | J43_MLB       | 11/13/2012 |
| 59   | 95 LIO Connector                       | CLEAN_J41     | 12/17/2012 |
| 60   | 100 Power Aliases                      | WILL_J43      | MASTER     |
| 61   | 102 Signal Aliases                     | MASTER        | 12/17/2012 |
| 62   | 104 Func Test / No Test                | WILL_J43      | MASTER     |
| 63   | 105 Project FCT/NC/Aliases             | MASTER        | 10/24/2012 |
| 64   | 110 PCB Rule Definitions               | J43_MLB       | 09/21/2012 |
| 65   | 111 CPU Constraints                    | J43_MLB       | 11/13/2012 |
| 66   | 112 PCH Constraints 1                  | CLEAN_J41     | 09/14/2012 |
| 67   | 113 PCH Constraints 2                  | J43_MLB       | 09/07/2012 |
| 68   | 114 Memory Constraints                 | CHINMAY_J41   | 09/07/2012 |
| 69   | 115 Thunderbolt Constraints            | CHINMAY_J41   | 09/07/2012 |
| 70   | 116 Camera Constraints                 | CHINMAY_J41   | 09/13/2012 |
| 71   | 117 SMC Constraints                    | CHINMAY_J41   | 09/13/2012 |
| 72   | 118 Project Specific Constraints       | J43_MLB       | MASTER     |
| 73   | 120 Reference                          | MASTER        |            |

# ALIASES RESOLVED

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION    | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------|---------------|----------|------------|
| 051-00384   | 1   | SCHEM,MLB,J110 | SCH           | CRITICAL |            |
| 820-00164   | 1   | PCBF,MLB,J110  | PCB           | CRITICAL |            |

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

|   |  |                            |
|---|--|----------------------------|
| DRAWING TITLE   |  | <PART_DESCRIPTION>         |
| Apple Inc.  |  | DRAWING NUMBER <SCH_NUM> D |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION <E4LABEL>         |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH <BRANCH>            |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE 1 OF 120              |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET 1 OF 73              |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                            |
| IV ALL RIGHTS RESERVED  |  |                            |

8

7

6

5

4

3

2

1

BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include MLB\_COMMON, MLB\_MISC, MLB\_DEVEL:ENG, MLB\_DEVEL:PVT, MLB\_DEBUG:ENG, MLB\_DEBUG:PVT, MLB\_DEBUG:PROD.

Current Sensor Configuration

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include ISNS:ENG, ISNS:PROD.

CPU DRAM SPD Straps

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include DDR3:HYNIX\_4GB, DDR3:HYNIX\_8GB, DDR3:SAMSUNG\_4GB, DDR3:SAMSUNG\_8GB, DDR3:ELPIDA\_4GB, DDR3:ELPIDA\_8GB, DDR3:MICRON\_4GB, DDR3:MICRON\_8GB, DDR3:HYNIX\_16GB, DDR3:SAMSUNG\_16GB, DDR3:ELPIDA\_16GB, DDR3:MICRON\_16GB.

Programmable Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0915, 341S00159, 338S1214, 335S00006, 335S00007, 341S00153.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 337S00029, 337S00073, 338S00069, 338S1264, 607-6811, 946-5477, 825-7670, 376S00036, 376S00037, 376S1194, 376S1193, 900-0090, 825-7987.

DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 333S0677, 333S0681, 333S00001, 333S00003, 333S0793, 333S0791, 333S0793, 333S0791, 333S0789.

CPU DRAM CFG Chart

Table with 3 columns: VENDOR, CFG 1, CFG 0. Rows include HYNIX, SAMSUNG, MICRON, ELPIDA.

Table with 3 columns: SIZE, CFG 3, CFG 2. Rows include 4GB, 8GB, 16GB, RSVD.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists various alternate part numbers and their corresponding BOM options.

BOM Configuration header block containing Apple Inc. logo, drawing number, revision, and a notice of proprietary property.

BOM Variants

| BOM NUMBER | BOM NAME                     | BOM OPTIONS                                      |
|------------|------------------------------|--|
| 639-00613  | PCBA,MLB,BETTER,HY-4GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE   |
| 639-00614  | PCBA,MLB,BETTER,HY-8GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE   |
| 639-00616  | PCBA,MLB,BETTER,SM-4GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE |
| 639-00617  | PCBA,MLB,BETTER,SM-8GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE |
| 639-00621  | PCBA,MLB,BETTER,EL-4GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB            |
| 639-00622  | PCBA,MLB,BETTER,EL-8GB,X430  | MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB            |
| 639-00695  | PCBA,MLB,BETTER,EL-16GB,X430 | MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB           |
| 685-00043  | CMN PTS,PCBA,MLB,X430        | MLB_COMMON,J110_MLB                              |
| 685-00044  | VCORE_FET,REN,X430           | VCORE_FET:REN                                    |
| 685-00045  | VCORE_FET,VSHY,X430          | VCORE_FET:VSHY                                   |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:           |
|-------------|---------------------------|------------|---------|---------------------|
| 685-00044   | 685-00045                 |            | ALL     | REPLACE ALL TO VSHY |

|          |          |  |     |                                 |
|----------|----------|--|-----|---------------------------------|
| 33380704 | 33380700 |  | ALL | REPLACE ONE OR MORE ALL TO VSHY |
|----------|----------|--|-----|---------------------------------|

BOM Groups


| BOM GROUP     | BOM OPTIONS                       |
|---------------|-----------------------------------|
| MLB_PROGPARTS | BOOTROM:PROG,SMC:PROG,TBTROM:PROG |

Programmable Parts

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|------------|
| 341S00147   | 1   | IC,PMC-A3,EXT,Vxxxx,PROFG 9,J110 | U5000         | CRITICAL | SMC:PROG   |

Sub-BOMs


| PART NUMBER | QTY | DESCRIPTION           | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------------|---------------|----------|------------|
| 685-00043   | 1   | CMN PTS,PCBA,MLB,J110 | CMNPTS        | CRITICAL | MLB_CMNPTS |
| 685-00045   | 1   | VCORE_FET,VSHY,J110   | VCOREFETS     | CRITICAL | VCORE_FETS |

|   |  |                  |          |
|---|--|------------------|----------|
| SYNC MASTER=MASTER  |  | SYNC DATE=MASTER |          |
| PAGE TITLE  |  |                  |          |
| <b>BOM Variants</b>   |  |                  |          |
|  Apple Inc.                  |  | DRAWING NUMBER   | SIZE     |
|   |  | <SCH_NUM>        | D        |
|   |  | REVISION         |          |
|   |  | <E4LABEL>        |          |
|   |  | BRANCH           |          |
|   |  | <BRANCH>         |          |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                  |          |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                  |          |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                  |          |
| II NOT TO REPRODUCE OR COPY IT  |  |                  |          |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                  |          |
| IV ALL RIGHTS RESERVED  |  |                  |          |
|   |  | PAGE             | 3 OF 120 |
|   |  | SHEET            | 3 OF 73  |


PD Module Parts

|          |   |                                   |                    |          |  |
|----------|---|-----------------------------------|--------------------|----------|--|
| 806-5107 | 1 | CAN, TOPSIDE, ALT, J41/J43        | TBTOPSIDE_2P_FENCE | CRITICAL |  |
| 806-5108 | 1 | CAN, TOPSIDE, COVER, ALT, J41/J43 | TBTOPSIDE_2P_COVER | CRITICAL |  |
| 806-3142 | 1 | CAN, TBT, J11/J13                 | TBTFENCE           | CRITICAL |  |
| 806-3215 | 1 | CAN, COVER, TBT, J11/J13          | TBTCOVER           | CRITICAL |  |
| 806-3216 | 1 | CAN, MDP, J11/J13                 | MDPCAN             | CRITICAL |  |
| 806-3083 | 1 | SHLD, USB, MLB, J11/J13           | USBCAN             | CRITICAL |  |
| 725-1792 | 1 | INSULATOR, CPU, J41/J43           | CPU_INSULATOR      | CRITICAL |  |


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo



Can Slots



|  |  |                  |  |
|--|--|------------------|--|
| SYNC MASTER=MASTER   |  | SYNC DATE=MASTER |  |
| PD Parts   |  |                  |  |
| DRAWING NUMBER   |  | SIZE             |  |
| <SCH_NUM>  |  | D                |  |
| REVISION   |  |                  |  |
| <E4LABEL>  |  |                  |  |
| BRANCH   |  |                  |  |
| <BRANCH>   |  |                  |  |
| PAGE   |  | 4 OF 120         |  |
| SHEET  |  | 4 OF 73          |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                  |  |

D

C

B




A

D

C

B

A



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012


CPU GFX/NCTF/RSVD

Apple Inc.

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 5 OF 120       |      |
| SHEET          |      |
| 5 OF 73        |      |

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





SYNC MASTER=WILL J43 SYNC DATE=09/13/2012  
 PAGE TITLE  
**CPU DDR3/LPDDR3 Interfaces**  
 Apple Inc.  
 DRAWING NUMBER <SCH\_NUM> SIZE D  
 REVISION <E4LABEL>  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BRANCH <BRANCH>  
 PAGE 7 OF 120  
 SHEET 7 OF 73


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C


B

A



|   |  |                      |          |
|---|--|----------------------|----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=10/02/2012 |          |
| PAGE TITLE  |  |                      |          |
| <b>CPU/PCH POWER</b>  |  |                      |          |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE     |
|   |  | <SCH_NUM>            | D        |
|   |  | REVISION             |          |
|   |  | <E4LABEL>            |          |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |          |
|   |  | <BRANCH>             |          |
|   |  | PAGE                 | 8 OF 120 |
|   |  | SHEET                | 8 OF 73  |






|   |  |                       |           |
|---|--|-----------------------|-----------|
| SYNCH MASTER=143 MLB  |  | SYNCH DATE=10/02/2012 |           |
| <b>CPU/PCH GROUNDS</b>  |  |                       |           |
| Apple Inc.  |  | DRAWING NUMBER        | SIZE      |
|   |  | <SCH_NUM>             | D         |
|   |  | REVISION              | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH                | <BRANCH>  |
|   |  | PAGE                  | 9 OF 120  |
|   |  | SHEET                 | 9 OF 73   |

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
 Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8\_PPVCC\_S0\_CPU




### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
 Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40\_PPVMEMIO\_S0\_CPU




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=LABEL_J41   |  | SYNC DATE=01/11/2013 |           |
| CPU Decoupling  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 10 OF 120 |
|   |  | SHEET                | 10 OF 73  |



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=WILL J43  |  | SYNC DATE=09/13/2012 |           |
| PAGE TITLE  |  |                      |           |
| <b>PCH Decoupling</b>   |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             | <E4LABEL> |
|   |  | BRANCH               | <BRANCH>  |
|   |  | PAGE                 | 12 OF 120 |
|   |  | SHEET                | 11 OF 73  |




SYNC MASTER=WILL J43 SYNC DATE=12/17/2012  
PAGE TITLE

**PCH Audio/JTAG/SATA/CLK**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 13 OF 120  
SHEET: 12 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED




SYNC MASTER=143\_MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

|                |           |
|----------------|-----------|
| DRAWING NUMBER | SIZE      |
| <SCH_NUM>      | D         |
| REVISION       |           |
| <E4LABEL>      |           |
| BRANCH         |           |
| <BRANCH>       |           |
| PAGE           | 14 OF 120 |
| SHEET          | 13 OF 73  |



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=WILL J43  |  | SYNC DATE=09/13/2012 |           |
| PAGE TITLE  |  |                      |           |
| PCH PCIe/USB/LPC/SPI/SMBus  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION             | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               | <BRANCH>  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 15 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 14 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |








# System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap




PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

## VCCST (1.05V S0) PWRGD




## PCH PWROK Generation




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143 MLB1  |  | SYNC DATE=01/09/2013 |           |
| Chipset Support   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |           |
|   |  | PAGE                 | 19 OF 120 |
|   |  | SHEET                | 17 OF 73  |


### Platform Reset Connections




### GreenCLK 25MHz Power




### DDC Pull-Ups




### Redwood Ridge JTAG Isolation



### Thunderbolt Pull-up/downs




### Power State Debug LEDs




Pin N61 needs a TP for Power to perform iFDM test. Renaming the pins N61 and P61 to remove automatic diffpari property.

|      |                |                |      |
|------|----------------|----------------|------|
| 18 8 | TP_CPU_RSVDN61 | TP_CPU_RSVDN61 | 8 18 |
| 18 8 | TP_CPU_RSVDP61 | TP_CPU_RSVDP61 | 8 18 |

### TBT Aliases



### RAM Configuration Straps



### LPDDR3 Alias Support

|             |                       |                       |                |
|-------------|-----------------------|-----------------------|----------------|
| 18 6        | TP_CPU_MEM_RESET_L    | TP_CPU_MEM_RESET_L    | 6 18           |
| 18 15       | TP_MEM_VDD_SEL_IV5_L  | TP_MEM_VDD_SEL_IV5_L  | 15 18          |
| 68 21 20 18 | PP0V6_S3_MEM_VREFDQ_A | PP0V6_S3_MEM_VREFDQ_A | 18 19 20 21 68 |
| 68 21 20 18 | PP0V6_S3_MEM_VREFCA_A | PP0V6_S3_MEM_VREFCA_A | 18 19 20 21 68 |
| 68 23 22 18 | PP0V6_S3_MEM_VREFDQ_B | PP0V6_S3_MEM_VREFDQ_B | 18 19 22 23 68 |
| 68 23 22 18 | PP0V6_S3_MEM_VREFCA_B | PP0V6_S3_MEM_VREFCA_B | 18 19 22 23 68 |

SYNC MASTER=143\_MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

|                |           |        |          |
|----------------|-----------|--------|----------|
| DRAWING NUMBER | <SCH_NUM> | SIZE   | D        |
| REVISION       | <E4LABEL> | BRANCH | <BRANCH> |
| PAGE           | 20 OF 120 | SHEET  | 18 OF 73 |

Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN
- =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:


- =I2C\_VREFDACS\_SCL
- =I2C\_VREFDACS\_SDA
- =I2C\_PCA9557D\_SCL
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:

- DDRVREF\_DAC - Stuffs DAC margining circuit.

### CPU-Based Margining

FETs for CPU isolation during DAC margining



NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

### DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT

R2218

SHORT

PP3V3\_S3

PP3V3\_S3\_VREFMRGN\_DAC

MIN\_LINE\_WIDTH=0.3 mm

MIN\_NECK\_WIDTH=0.2 mm

VOLTAGE=3.3V

DDRREF\_DAC

C2200

2.2UF

0.1UF

10A

6.3V

CERN-XSR

402-LF

VDD

U2200

SCL

SMBUS\_PCH\_CLK

SCL

SMBUS\_PCH\_DATA

SDA

SA0

SA1

Addr=0x98 (WR) / 0x99 (RD)

VOUT1

VREFMRGN DO A

VOUT2

VREFMRGN DO B

VOUT3

VREFMRGN CA AB

VOUT4

VREFMRGN MEMVREG

GND

NOTE: MEMVREG and SPARE share a DAC output, cannot enable both at the same time!

DDRREF\_DAC

C2202

0.1UF

10A

6.3V

CERN-XSR

0201

VCC

U2201

PCA9557

QFN

(OD) P0

VREFMRGN CPU EN

P1

VREFMRGN DO A EN

P2

VREFMRGN DO B EN

P3

VREFMRGN CA A EN

P4

VREFMRGN CA B EN

P5

VREFMRGN MEMVREG EN

P6

VREFMRGN SPARE EN

P7

XNC

THRM PAD

RESET\*


PCA9557D\_RESET\_L

RST\* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

### Vref Dividers

Always used, regardless of margining option.



|                  | MEM A VREF DQ                         | MEM B VREF DQ | MEM A VREF CA                       | MEM B VREF CA | MEM VREG                            |
|------------------|---------------------------------------|---------------|-------------------------------------|---------------|-------------------------------------|
| DAC Channel:     | A                                     | B             | C                                   | C             | D                                   |
| PCA9557D Pin:    | 1                                     | 2             | 3                                   | 4             | 5                                   |
| Nominal value    | LPDDR3 (1.2V)<br>0.600V (DAC: 0x2E.5) |               | DDR3L (1.35V)<br>0.675V (DAC: 0x34) |               | LPDDR3 (1.2V)<br>1.200V (DAC: 0x5D) |
| Margined target: | 0.300V - 0.900V (+/- 300mV)           |               | 0.337V - 1.013V (+/- 337.5mV)       |               | 0.800V - 1.600V (+/- 400mV)         |
| DAC range:       | 0.000V - 1.199V (0x00 - 0x5D)         |               | 0.000V - 1.354V (0x00 - 0x69)       |               | 0.000V - 2.397V (0x00 - 0xBA)       |
| Vref current:    | +73uA - -73uA (- = sourced)           |               | +82uA - -82uA (- = sourced)         |               | +25uA - -25uA (- = sourced)         |
| DAC step size:   | 6.36mV / step @ output                |               | 6.36mV / step @ output              |               | 4.28mV / step @ output              |

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=WILL\_J43 SYNC DATE=02/04/2013

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 22 OF 120

SHEET: 19 OF 73

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


# LPDDR3 CHANNEL A (0-31)



|   |  |                  |  |
|---|--|------------------|--|
| SYNC MASTER=MASTER  |  | SYNC DATE=MASTER |  |
| PAGE TITLE  |  |                  |  |
| LPDDR3 DRAM Channel A (0-31)  |  |                  |  |
| DRAWING NUMBER  |  | SIZE             |  |
| <SCH_NUM>   |  | D                |  |
| REVISION  |  | <E4LABEL>        |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH           |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>         |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE             |  |
| II NOT TO REPRODUCE OR COPY IT  |  | 23 OF 120        |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  | SHEET            |  |
| IV ALL RIGHTS RESERVED  |  | 20 OF 73         |  |




# LPDDR3 CHANNEL B (0-31)




|   |  |                  |  |
|---|--|------------------|--|
| SYNC MASTER=MASTER  |  | SYNC DATE=MASTER |  |
| PAGE TITLE  |  |                  |  |
| LPDDR3 DRAM Channel B (0-31)  |  |                  |  |
| DRAWING NUMBER  |  | SIZE             |  |
| <SCH_NUM>   |  | D                |  |
| REVISION  |  | <E4LABEL>        |  |
| BRANCH  |  | <BRANCH>         |  |
| PAGE  |  | 25 OF 120        |  |
| SHEET   |  | 22 OF 73         |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                  |  |

# LPDDR3 CHANNEL B (32-63)




PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.



|   |  |                  |  |
|---|--|------------------|--|
| SYNC MASTER=MASTER  |  | SYNC DATE=MASTER |  |
| PAGE TITLE  |  |                  |  |
| LPDDR3 DRAM Channel B (32-63)   |  |                  |  |
| DRAWING NUMBER  |  | SIZE             |  |
| <SCH_NUM>   |  | D                |  |
| REVISION  |  | <E4LABEL>        |  |
| BRANCH  |  | <BRANCH>         |  |
| PAGE  |  | 26 OF 120        |  |
| SHEET   |  | 23 OF 73         |  |
| <p>NOTICE OF PROPRIETARY PROPERTY:<br/>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br/>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br/>II NOT TO REPRODUCE OR COPY IT<br/>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br/>IV ALL RIGHTS RESERVED</p> |  |                  |  |




Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



PLACE\_NEAR=RP2701.5:4mm




PLACE\_NEAR=RP2714.8:4mm



|   |                |                      |  |
|---|----------------|----------------------|--|
| SYNC MASTER=143_MLB   |                | SYNC DATE=09/21/2012 |  |
| PAGE TITLE<br>LPDDR3 DRAM Termination   |                |                      |  |
| Apple Inc.  | DRAWING NUMBER | SIZE                 |  |
|   | <SCH_NUM>      | D                    |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | REVISION       | BRANCH               |  |
|   | <E4LABEL>      | <BRANCH>             |  |
|   | PAGE           | 27 OF 120            |  |
|   | SHEET          | 24 OF 73             |  |





Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.  
If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- 0 - GPIO\_13
  - 1 - GPIO\_1
  - 2 - GPIO\_2
  - 3 - GPIO\_3
  - 4 - GPIO\_5
  - 5 - PCIE\_RST\_1\_N
  - 6 - PCIE\_RST\_2\_N
  - 7 - PCIE\_RST\_3\_N
  - 8 - GPIO\_15
  - 9 - GPIO\_11
  - 10 - GPIO\_14
  - 11 - GPIO\_0
  - 12 - GPIO\_12
  - 13 - GPIO\_10
  - 14 - PB\_LSTX
  - 15 - PB\_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/19/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> SIZE D


REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 28 OF 120

SHEET 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



| U2940                  |               |
|------------------------|---------------|
| Part                   | TPS22920      |
| Type                   | Load Switch   |
| R(on)                  | 8 mOhm Typ    |
| @ 1.05V                | 11.5 mOhm Max |
| Max Current = 4A (85C) |               |

1.05V TBT "CIO" Switch  
Internal switch not functional on RR.

Q2945  
DMN5L06VK-7  
SOT563

Q2945  
DMN5L06VK-7  
SOT563

TBT "POC" Power-up Reset

|   |                |                       |      |
|---|----------------|-----------------------|------|
| SYMC PARTSHEET ID:<br>PAGE TITLE:   |                | SYMC DATE: 12/17/2011 |      |
| Thunderbolt Host (2 of 2)   |                |                       |      |
| <br>Apple Inc.  | DRAWING NUMBER | <SCH_NUM>             | SIZE |
|   | REVISION       | <E4LABEL>             | D    |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE<br>PROPRIETARY PROPERTY OF APPLE INC.<br>THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | BRANCH         | <BRANCH>              |      |
|   | PAGE           | 29 OF 120             |      |
|   | SHEET          | 26 OF 73              |      |
|   |                |                       |      |

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:  
 - PPVIN\_S4S\_W\_TBTBST (8-13V Boost Input)  
 - PP15V\_TBT\_REG (15V Boost Output)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


TBT 15V Boost Regulator



UVLO(falling) = 1.22 \* (R1 + R2) / R2  
 UVLO(rising) = UVLO(falling) + (2uA \* R1)  
 UVLO = 4.55V (falling), 4.95 (rising)


Vout = 1.6V \* (1 + Ra / Rb)

BATLOW# Isolation



|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC MASTER=WILL J43   |  | SYNC DATE=12/17/2012 |           |
| PAGE TITLE   |  |                      |           |
| TBT Power Support  |  |                      |           |
| Apple Inc.   |  | DRAWING NUMBER       | SIZE      |
|  |  | <SCH_NUM>            | D         |
|  |  | REVISION             |           |
|  |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:  |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  |  | PAGE                 | 30 OF 120 |
| II NOT TO REPRODUCE OR COPY IT   |  | SHEET                | 27 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART   |  |                      |           |
| IV ALL RIGHTS RESERVED   |  |                      |           |





3.3V WLAN Switch


|        |               |
|--------|---------------|
| Part   | TPS22924C     |
| Type   | Load Switch   |
| R(on)  | 18.5 mOhm Typ |
| @ 2.5V | 25.8 mOhm Max |

Supervisor & CLKREQ# Isolation  
Delay = 130 ms +/- 20%

PCIe Wake Muxing


BLUETOOTH

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=J43 MLB   |  | SYNC DATE=10/02/2012 |           |
| PAGE TITLE  |  |                      |           |
| Wireless Connector  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:   |  | REVISION             | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | BRANCH               | <BRANCH>  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 35 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 29 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA


**Supervisor & CLKREQ# Isolation**  
Delay = ~55ms




PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.

**Gumstick3 Connector**

**OOB Isolation**



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=02/20/2013 |           |
| <b>SSD Connector</b>  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               | <BRANCH>  |
|   |  | PAGE                 | 37 OF 120 |
|   |  | SHEET                | 30 OF 73  |
|   |  |                      |           |




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 39 OF 120      |      |
| SHEET          |      |
| 31 OF 73       |      |




|   |  |                |  |           |
|---|--|----------------|--|-----------|
| PAGE TITLE  |  | DRAWING NUMBER |  | SIZE      |
| Camera 2 of 2   |  | <SCH_NUM>      |  | D         |
| Apple Inc.  |  | REVISION       |  | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH         |  | <BRANCH>  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE           |  | 40 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET          |  | 32 OF 73  |
| III NOT TO REPRODUCE OR COPY IT   |  |                |  |           |
| IV ALL RIGHTS RESERVED  |  |                |  |           |





Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux



APN: 514-0819


|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=J43_MLB   |  | SYNC DATE=02/20/2013 |           |
| External A USB3 Connector   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>             |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 46 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 33 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



IPD Flex Connector

CRITICAL  
518S0884

J4800  
TF13BS-20S-0.4SH  
P-RT-0M-1



|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC MASTER=143.MLB  |  | SYNC DATE=01/17/2013 |           |
| IPD Connector  |  |                      |           |
| Apple Inc.   |  | DRAWING NUMBER       | SIZE      |
|  |  | <SCH_NUM>            | D         |
|  |  | REVISION             |           |
|  |  | <E4LABEL>            |           |
| <p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p> |  | BRANCH               | <BRANCH>  |
|  |  | PAGE                 | 48 OF 120 |
|  |  | SHEET                | 34 OF 73  |
|  |  |                      |           |

|   |   |  |  |  |
|---|---|--|--|--|
| NOSTUFF<br>C4832<br>100PF<br>5V<br>NP0-CERM<br>0201<br>BYPASS=24800.611.50M | NOSTUFF<br>C4833<br>100PF<br>5V<br>NP0-CERM<br>0201<br>BYPASS=24800.511.50M | C4834<br>100PF<br>5V<br>NP0-CERM<br>0201<br>BYPASS=24800.411.50M | C4835<br>100PF<br>5V<br>NP0-CERM<br>0201<br>BYPASS=24800.318.50M | C4836<br>100PF<br>5V<br>NP0-CERM<br>0201<br>BYPASS=24800.111.50M |
|---|---|--|--|--|





D

D

C

C

B







B

A


A

|    |    |    |                          |    |                          |    |            |    |    |    |    |    |    |
|----|----|----|--------------------------|----|--------------------------|----|------------|----|----|----|----|----|----|
| 39 | 37 | 35 | SMC_HS_COMPUTING_ISENSE  | == | SMC_HS_COMPUTING_ISENSE  | 35 | 37         | 39 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_PBUS_VSENSE          | == | SMC_PBUS_VSENSE          | 35 | 37         | 40 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_BMON_ISENSE          | == | SMC_BMON_ISENSE          | 35 | 37         | 39 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_DCIN_ISENSE          | == | SMC_DCIN_ISENSE          | 35 | 37         | 39 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_DCIN_VSENSE          | == | SMC_DCIN_VSENSE          | 35 | 37         | 40 |    |    |    |    |    |
| 41 | 37 | 35 | SMC_BMON_DISCRETE_ISENSE | == | SMC_BMON_DISCRETE_ISENSE | 35 | 37         | 41 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_CPU_ISENSE           | == | SMC_CPU_ISENSE           | 35 | 37         | 40 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_OTHER_HI_ISENSE      | == | SMC_OTHER_HI_ISENSE      | 35 | 37         | 39 |    |    |    |    |    |
| 41 | 37 | 35 | SMC_PANEL_ISENSE         | == | SMC_PANEL_ISENSE         | 35 | 37         | 41 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_IV2S3_ISENSE         | == | SMC_IV2S3_ISENSE         | 35 | 37         | 39 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_LCDBKLT_ISENSE       | == | SMC_LCDBKLT_ISENSE       | 35 | 37         | 39 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_P3V3S5_ISENSE        | == | SMC_P3V3S5_ISENSE        | 35 | 37         | 40 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_WLAN_ISENSE          | == | SMC_WLAN_ISENSE          | 35 | 37         | 39 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_SSD_ISENSE           | == | SMC_SSD_ISENSE           | 35 | 37         | 39 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_P3V3S0_ISENSE        | == | SMC_P3V3S0_ISENSE        | 35 | 37         | 39 |    |    |    |    |    |
| 39 | 37 | 35 | SMC_CAMERA_ISENSE        | == | SMC_CAMERA_ISENSE        | 35 | 37         | 39 |    |    |    |    |    |
|    |    |    | NC_SMC_ADC16             |    | SD alias on page 103     |    |            |    |    |    |    |    |    |
| 40 | 37 | 35 | SMC_P1V05S0_VSENSE       | == | SMC_P1V05S0_VSENSE       | 35 | 37         | 40 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_CPUDDR_ISENSE        | == | SMC_CPUDDR_ISENSE        | 35 | 37         | 40 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_P1V05S0_ISENSE       | == | SMC_P1V05S0_ISENSE       | 35 | 37         | 40 |    |    |    |    |    |
| 40 | 37 | 35 | SMC_CPU_VSENSE           | == | SMC_CPU_VSENSE           | 35 | 37         | 40 |    |    |    |    |    |
| 41 | 37 | 35 | SMC_CPUVR_ADJUST_ISENSE  | == | SMC_CPUVR_ADJUST_ISENSE  | 35 | 37         | 41 |    |    |    |    |    |
| 41 | 37 | 35 | SMC_CPU_IMON_ISENSE      | == | SMC_CPU_IMON_ISENSE      | 35 | 37         | 41 |    |    |    |    |    |
| 62 | 39 | 37 | 36                       | 29 | PP3V3_WLAN               | == | PP3V3_WLAN | 29 | 35 | 36 | 37 | 39 | 62 |

Top-Block Swap



|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=143_MLB   |  | SYNC DATE=02/20/2013 |  |
| PAGE TITLE  |  |                      |  |
| SMC Project Support   |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| <SCH_NUM>   |  | D                    |  |
| REVISION  |  | BRANCH               |  |
| <E4LABEL>   |  | <BRANCH>             |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |  |
| IV ALL RIGHTS RESERVED  |  |                      |  |
| PAGE  |  | SHEET                |  |
| 52 OF 120   |  | 37 OF 73             |  |



(\* = Multiple options)

| Internal DP   | J43 | J41 |
|---|-----|-----|
| Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88) | N   | Y * |
| Parade T-con - (0x10-0x1F or 0x30-0x3F)             | Y   | N * |
| DVR - (Write: 0x4E Read: 0x4F)                      | Y   | Y N |


SYNC MASTER=143 MLB SYNC DATE=09/28/2012

Apple Inc.

**SMBus Connections**

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 53 OF 120      |      |
| SHEET          |      |
| 38 OF 73       |      |

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



Replacing caps with 100K PD on ISENSE SMC inputs

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION       |
|-------------|-----|----------------------------------|---------------|----------|------------------|
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5455         |          | CPU_HS_ISNS:NO   |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5465         |          | DRAM_ISNS:NO     |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5475         |          | AIRPORT_ISNS:NO  |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5485         |          | SSD_ISNS:NO      |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5495         |          | LCDBKLT_ISNS:NO  |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5433         |          | OTHER_HS_ISNS:NO |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5425         |          | CAM_ISNS:NO      |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5445         |          | 3V3S0_ISNS:NO    |

| PART NUMBER | QTY | DESCRIPTION                             | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 107S0248    | 1   | RES,SENSE,0.0030M,1W,4-TERM,1%,0612,TPT | R5480         | CRITICAL |            |

SYNC MASTER=SID\_341 SYNC DATE=02/26/2013

High Side Current Sensing

Apple Inc.

Apple logo

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 54 OF 120


SHEET: 39 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION     |
|-------------|-----|----------------------------------|---------------|----------|----------------|
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5541         |          | CPUVR_ISNS:NO  |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5561         |          | P1V05_ISNS:NO  |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5595         |          | P3V3S5_ISNS:NO |
| 117S0008    | 1   | RES,MP,1/20W,100K OHM,S,0201,SMD | C5575         |          | CPUDDR_ISNS:NO |

Apple Inc. Voltage & Load Side Current Sensing


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Apple Inc. <SCH\_NUM> D <E4LABEL> <BRANCH> 55 OF 120 40 OF 73




ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery  
 Vtl = 0.290mV = 0.687A from battery  
 Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION    |
|-------------|-----|----------------------------------|---------------|----------|---------------|
| 117S0008    | 1   | RES_MP,1/20W,100K OHM,5,0201,SMD | C5675         |          | PANEL_ISNS:NO |

SYNC MASTER=SID\_J41 SYNC DATE=02/26/2013

Apple Inc. Debug Sensors 1

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 56 OF 120      |      |
| SHEET          |      |
| 41 OF 73       |      |


CPU Proximity, Inlet, DDR and BMON THR Sensor

Placement note:  
Place Q5810 next to DDR/5V/3.3V supply on TOP side



Placement note:  
Place Q5810 between rear vent on bottom side



TBT, MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor




|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=143_MLB   |  | SYNC DATE=02/20/2013 |  |
| PAGE TITLE Thermal Sensors  |  |                      |  |
| DRAWING NUMBER <SCH_NUM>  |  | SIZE D               |  |
| REVISION <E4LABEL>  |  | BRANCH <BRANCH>      |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>I NOT TO REPRODUCE OR COPY IT<br>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>I ALL RIGHTS RESERVED |  |                      |  |
| PAGE 58 OF 120  |  | SHEET 42 OF 73       |  |




### SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.


### SPI+SWD SAM Connector



### SPI Bus Series Termination



|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC MASTER=YHARTANTO-J44  |  | SYNC DATE=01/09/2013 |           |
| PAGE TITLE   |  |                      |           |
| SPI Debug Connector  |  |                      |           |
| Apple Inc.   |  | DRAWING NUMBER       | SIZE      |
|  |  | <SCH_NUM>            | D         |
|  |  | REVISION             |           |
|  |  | <E4LABEL>            |           |
|  |  | BRANCH               |           |
|  |  | <BRANCH>             |           |
|  |  | PAGE                 | 61 OF 120 |
|  |  | SHEET                | 44 OF 73  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |           |



SPEAKER AMPLIFIERS  
 APN:353S2888  
 SPEAKER LOWPASS 80 HZ < FC < 132 HZ  
 GAIN 6DB

Right Speaker Connector

| PART NUMBER | QTY | DESCRIPTION                             | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 132S0460    | 2   | CAP, CER, XSR, 0.1UF, 16V, 0201, MURATA | C6410, C6411  | CRITICAL |            |

SYNC MASTER=J43 MLB SYNC DATE=09/04/2012

Audio: Speaker Amp


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

|                |      |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM>      | D    |
| REVISION       |      |
| <E4LABEL>      |      |
| BRANCH         |      |
| <BRANCH>       |      |
| PAGE           |      |
| 64 OF 120      |      |
| SHEET          |      |
| 45 OF 73       |      |


8 7 6 5 4 3 2 1

### Hall Effect Sensor



### 11"-Specific


### Battery Connector



|  |  |                  |  |
|--|--|------------------|--|
| SYMC MASTER-MASTER   |  | SYMC DATE-MASTER |  |
| PAGE TITLE   |  |                  |  |
| Battery Connector & Hall Effect  |  |                  |  |
| DRAWING NUMBER   |  | SIZE             |  |
| <SCH_NUM>  |  | D                |  |
| REVISION   |  | BRANCH           |  |
| <E4LABEL>  |  | <BRANCH>         |  |
| NOTICE OF PROPRIETARY PROPERTY:  |  |                  |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                  |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  |  |                  |  |
| II NOT TO REPRODUCE OR COPY IT   |  |                  |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART   |  |                  |  |
| IV ALL RIGHTS RESERVED   |  |                  |  |
| PAGE   |  | SHEET            |  |
| 69 OF 120  |  | 46 OF 73         |  |


8 7 6 5 4 3 2 1

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYMC MATER-143 MCB  |  | SYMC_DATE=09/15/2015 |           |
| PAGE TITLE  |  |                      |           |
| DC-In & G3H Supply  |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 70 OF 120 |
|   |  | SHEET                | 47 OF 73  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |           |



SYNC MASTER=143\_MLB SYNC DATE=09/14/2012  
PAGE 11/11


**PBus Supply & Battery Charger**

Apple Inc.


|                |           |
|----------------|-----------|
| DRAWING NUMBER | SIZE      |
| <SCH_NUM>      | D         |
| REVISION       |           |
| <E4LABEL>      |           |
| BRANCH         |           |
| <BRANCH>       |           |
| PAGE           | 71 OF 120 |
| SHEET          | 48 OF 73  |

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED






|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=143 MLB   |  | SYNC DATE=10/09/2012 |  |
| CPU VR12.6 VCC Regulator IC   |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| <SCH_NUM>   |  | D                    |  |
| REVISION  |  | <E4LABEL>            |  |
| BRANCH  |  | <BRANCH>             |  |
| PAGE  |  | 72 OF 120            |  |
| SHEET   |  | 49 OF 73             |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |




Vout = 1.85V max  
 32A max output  
 f = 700kHz

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=09/21/2012 |           |
| CPU VR12.5 VCC Power Stage  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>             |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 73 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 50 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |




|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=09/17/2012 |           |
| PAGE TITLE  |  |                      |           |
| LPDDR3 Supply   |  |                      |           |
|   |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
|   |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 74 OF 120 |
|   |  | SHEET                | 51 OF 73  |




SKIPSEL Strap  
 VREF2 | Auto Skip (Higher Efficiency)  
 VREG3 | OOA Auto Skip (Lower Efficiency)

|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=143_MLB   |  | SYNC DATE=10/02/2012 |  |
| PAGE TITLE  |  |                      |  |
| 5V S4RS3 / 3.3V S5 Power Supply   |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| <SCH_NUM>   |  | D                    |  |
| REVISION  |  | <E4LABEL>            |  |
| BRANCH  |  | <BRANCH>             |  |
| PAGE  |  | 75 OF 120            |  |
| SHEET   |  | 52 OF 73             |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  |                      |  |

# 1.05V S0 Regulator



|   |  |                      |  |
|---|--|----------------------|--|
| SYNC MASTER=143_MLB   |  | SYNC DATE=09/10/2012 |  |
| PAGE TITLE  |  |                      |  |
| 1.05V S0 Power Supply   |  |                      |  |
| DRAWING NUMBER  |  | SIZE                 |  |
| <SCH_NUM>   |  | D                    |  |
| REVISION  |  | BRANCH               |  |
| <E4LABEL>   |  | <BRANCH>             |  |
| NOTICE OF PROPRIETARY PROPERTY:   |  |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  |                      |  |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  |                      |  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |  |
| IV ALL RIGHTS RESERVED  |  |                      |  |
| PAGE  |  | SHEET                |  |
| 76 OF 120   |  | 53 OF 73             |  |




| PPBUS S0 LCDBKLT FET |               |
|----------------------|---------------|
| MOSFET               | FDC638APZ     |
| CHANNEL              | P-TYPE        |
| RDS(ON)              | 43 mOhm @4.5V |
| LOADING              | 0.65 A (RDP)  |


\*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


| PART NUMBER | QTY | DESCRIPTION                              | REFERENCE DES     | CRITICAL | BOM OPTION |
|-------------|-----|--|-------------------|----------|------------|
| 103S0198    | 3   | RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM | R7717,R7718,R7719 |          | BKLT:ENG   |
| 103S0198    | 3   | RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM | R7720,R7721,R7722 |          | BKLT:ENG   |




### Keyboard Backlight Driver & Detection



### Keyboard Backlight Connector



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=09/13/2012 |           |
| PAGE TITLE  |  |                      |           |
| LCD/KBD Backlight Driver  |  | DRAWING NUMBER       | SIZE      |
| Apple Inc.  |  | <SCH_NUM>            | D         |
|   |  | REVISION             | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               | <BRANCH>  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | PAGE                 | 77 OF 120 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                | 54 OF 73  |
| II NOT TO REPRODUCE OR COPY IT  |  |                      |           |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



1.8V S3 REGULATOR

1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

Vout = 1.794V  
Max Current = 1.8A  
Freq = 1 MHz

Vout = 1.05V  
Max Current = 0.35A


1.5V S0 LDO

|  |  |                      |           |
|--|--|----------------------|-----------|
| SYNC MASTER=J43 MLB  |  | SYNC DATE=10/04/2012 |           |
| PAGE TITLE   |  |                      |           |
| Misc Power Supplies  |  |                      |           |
| Apple Inc.   |  | DRAWING NUMBER       | SIZE      |
|  |  | <SCH_NUM>            | D         |
|  |  | REVISION             |           |
|  |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|  |  | <BRANCH>             |           |
|  |  | PAGE                 | 78 OF 120 |
|  |  | SHEET                | 55 OF 73  |


### 1.5V S0 Audio Switch

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e

### 3.3V SUS Switch




|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 1.8V | 19.6 mOhm Typ<br>21.8 mOhm Max |
| Current      | 2A Max                         |




|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |


### 1.05V PCH HSIO Switch



|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |




|             |                              |
|-------------|------------------------------|
| Part        | SLG5AP1453V                  |
| Type        | Load Switch                  |
| R(on) @ 25C | 7.8 mOhm Typ<br>8.5 mOhm Max |
| Current     | 5.3A Max                     |




|                |                              |
|----------------|------------------------------|
| Part           | SLG5AP1471V                  |
| Type           | Load Switch                  |
| R(on) @ 4V Vgs | 9.8 mOhm Typ<br>TBD mOhm Max |
| Current        | 6A Max                       |

### 3.3V S3 Switch




|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 3.3V S0 Switch




|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 3.3V Sensor Switch



|              |                                |
|--------------|--------------------------------|
| Part         | TPS22924C                      |
| Type         | Load Switch                    |
| R(on) @ 2.5V | 18.5 mOhm Typ<br>25.8 mOhm Max |
| Current      | 2A Max                         |

### 5V S0 Switch



|         |                            |
|---------|----------------------------|
| Part    | SLG5AP1438V                |
| Type    | Load Switch                |
| R(on)   | 15 mOhm Typ<br>17 mOhm Max |
| Current | 2.5A                       |


Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 80 OF 120  
SHEET: 56 OF 73





Mobile System Power State Table

| STATE        | PM_SLP_S3_EN | PM_SLP_S3_BUF_L | PM_SLP_S3_R_L | PM_SLP_S4_L | PM_SLP_S4_R_L | PM_SLP_S5_L | PM_SLP_S5_R_L |
|--------------|--------------|-----------------|---------------|-------------|---------------|-------------|---------------|
| Power Off    | 0            | 0               | 0             | 0           | 0             | 0           | 0             |
| Standby (S3) | 1            | 1               | 1             | 1           | 1             | 1           | 1             |
| Standby (S4) | 0            | 1               | 1             | 1           | 1             | 1           | 0             |
| Standby (S5) | 1            | 1               | 1             | 0           | 0             | 0           | 0             |
| Standby (S3) | 0            | 1               | 1             | 0           | 0             | 0           | 0             |
| Standby (S4) | 1            | 1               | 1             | 0           | 0             | 0           | 0             |
| Standby (S5) | 0            | 1               | 1             | 0           | 0             | 0           | 0             |
| WakeUp (S3)  | 1            | 0               | 0             | 0           | 0             | 0           | 0             |
| WakeUp (S4)  | 1            | 0               | 0             | 0           | 0             | 0           | 0             |


Power Control

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 81 OF 120  
 SHEET: 57 OF 73




LCD Connector  
Internal DP Connector: 518S0829


CRITICAL  
J8300  
20525-130E-01  
F-RT-SM

LED Backlight I/F  
↑  
↓  
DisplayPort I/F

|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=143_MLB   |  | SYNC DATE=09/11/2012 |           |
| Internal DisplayPort Connector  |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |           |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>             |           |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 83 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 58 OF 73  |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |           |
| IV ALL RIGHTS RESERVED  |  |                      |           |



|   |  |                      |           |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN J41   |  | SYNC DATE=11/13/2012 |           |
| LIO Connector   |  |                      |           |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE      |
|   |  | <SCH_NUM>            | D         |
|   |  | REVISION             |           |
|   |  | <E4LABEL>            |           |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |           |
|   |  | <BRANCH>             |           |
|   |  | PAGE                 | 95 OF 120 |
|   |  | SHEET                | 59 OF 73  |



SYNC MASTER=WILL.J43 SYNC DATE=12/17/2012  
 PAGE TITLE  
**Power Aliases**  
 Apple Inc.  
 DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 100 OF 120  
 SHEET: 60 OF 73  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J6000: Fan Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

Misc Voltages & Control Signals
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J4800: IPD Flex Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

NO\_TEST Nets Table with columns: NO\_TEST, MARK, BASE, Pin

J3700: SSD Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7000: DC-In Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J6404: Speaker Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J6950: Battery Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

NO\_TEST Nets Table with columns: NO\_TEST, MARK, BASE, Pin

J4002: Camera Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J8300: Internal DP Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7715: KB Bklt Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7100: Lpc+Spi Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

NO\_TEST Nets Table with columns: NO\_TEST, MARK, BASE, Pin

J6100: Lpc+Spi Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J1800: XDP Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7715: KB Bklt Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7100: Lpc+Spi Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

NO\_TEST Nets Table with columns: NO\_TEST, MARK, BASE, Pin

J6100: Lpc+Spi Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J1800: XDP Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

J7715: KB Bklt Connector
Func\_Test Table with columns: Func\_Test, Pin, Signal Name, Pin

Unused nets with offpage
(Nets with offpages not used on this project)
List of nets including: PCH\_BT\_UART\_D2R, PCH\_BT\_UART\_R2D, etc.

NO\_TEST Nets Table with columns: NO\_TEST, MARK, BASE, Pin

Apple Inc. logo and drawing information: Func Test / No Test, Apple Inc., <SCH\_NUM>, <E4LABEL>, <BRANCH>, 104 OF 120, 62 OF 73

Functional Test Points

Power Aliases

NO\_TEST Nets

J9500: LIO Connector

| FUNC_TEST | Net                     | Pin  |
|-----------|-------------------------|--|
| TRUE      | AUD_PWR_EN              | 13 57 59   |
| TRUE      | PP5V_S0_ALT_AUD_LDO_EN  | 59   |
| TRUE      | SPKRAMP_SHDN_L          | 45 59  |
| TRUE      | PP1V5_S0SW_AUDIO        | 56 59  |
| TRUE      | PP3V3_S0                | 60 62 72   |
| TRUE      | SPKRAMP_INR_N           | 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 |
| TRUE      | SPKRAMP_INR_P           | 45 59 72   |
| TRUE      | USB3_EXTB_D2R_RC_N      | 59 63 66   |
| TRUE      | USB3_EXTB_D2R_RC_P      | 59 63 66   |
| TRUE      | USB_EXTB_N              | 14 59 66   |
| TRUE      | USB_EXTB_P              | 14 59 66   |
| TRUE      | USB3_EXTB_R2D_N         | 59 63 66   |
| TRUE      | USB3_EXTB_R2D_P         | 59 63 66   |
| TRUE      | PP3V42_G3H              | 17 20 33 34 35 36 38 44 46 47  |
| TRUE      | SMBUS_SMC_2_S3_SCL      | 35 38 59 72  |
| TRUE      | SMBUS_SMC_2_S3_SDA      | 35 38 59 72  |
| TRUE      | SYS_ONEWIRE             | 35 59  |
| TRUE      | SMC_BC_ACOK             | 35 36 48 59  |
| TRUE      | XDP_USB_EXTB_OC_L       | 14 16 59   |
| TRUE      | USB_PWR_EN              | 33 57 59   |
| TRUE      | FINSTACKSNS_ALERT_L     | 37 59  |
| TRUE      | HDA_SYNC                | 12 59 67   |
| TRUE      | HDA_RST_L               | 12 59 67   |
| TRUE      | HDA_SDOUT               | 12 59 67   |
| TRUE      | HDA_SDIN0               | 12 59 67   |
| TRUE      | HDA_BIT_CLK             | 12 59 67   |
|           | (Need to add 5 GND TPs) |  |

|                               |          |    |          |                               |
|-------------------------------|----------|----|----------|-------------------------------|
| 63 62 60 56 39 38 34 19 18 15 | PP3V3_S3 | == | PP3V3_S3 | 15 18 19 34 38 39 56 60 62 63 |
|-------------------------------|----------|----|----------|-------------------------------|

| NO_TEST  | MAKE_BASE              | Net          | Pin                             |
|----------|------------------------|--------------|---------------------------------|
| 66 63 14 | NC_USB3RPCIE_SD_D2RP   | == TRUE TRUE | NC_USB3RPCIE_SD_D2RP 14 63 66   |
| 66 63 14 | NC_USB3RPCIE_SD_D2RN   | == TRUE TRUE | NC_USB3RPCIE_SD_D2RN 14 63 66   |
| 66 63 14 | NC_USB3RPCIE_SD_R2D_CP | == TRUE TRUE | NC_USB3RPCIE_SD_R2D_CP 14 63 66 |
| 66 63 14 | NC_USB3RPCIE_SD_R2D_CN | == TRUE TRUE | NC_USB3RPCIE_SD_R2D_CN 14 63 66 |
| 63 37 35 | NC_SMC_ADC16           | == TRUE TRUE | NC_SMC_ADC16 35 37 63           |

J6955: HALL EFFECT Connector

| FUNC_TEST | Net        | Pin                           |
|-----------|------------|-------------------------------|
| TRUE      | SMC_LID_R  | 46                            |
| TRUE      | PP3V42_G3H | 17 20 33 34 35 36 38 44 46 47 |

Bead Probes

| Net      | Probe              | Pin               |
|----------|--------------------|-------------------|
| 66 59 14 | USB3_EXTB_D2R_N    | BEAD-PROBE BPA511 |
| 66 59 14 | USB3_EXTB_D2R_P    | BEAD-PROBE BPA510 |
| 66 63 59 | USB3_EXTB_D2R_RC_N | BEAD-PROBE BPA520 |
| 66 63 59 | USB3_EXTB_D2R_RC_P | BEAD-PROBE BPA521 |
| 66 59 14 | USB3_EXTB_R2D_C_N  | BEAD-PROBE BPA513 |
| 66 59 14 | USB3_EXTB_R2D_C_P  | BEAD-PROBE BPA512 |
| 66 63 59 | USB3_EXTB_R2D_N    | BEAD-PROBE BPA523 |
| 66 63 59 | USB3_EXTB_R2D_P    | BEAD-PROBE BPA522 |

Unused nets with offpage

(Nets with offpages not used on this project)

|                           |       |
|---------------------------|-------|
| SD_RESET_L                | 15    |
| XDP_SDCONN_STATE_CHANGE_L | 15 16 |
| SD_PWR_EN                 | 15    |

|   |  |                  |            |
|---|--|------------------|------------|
| SYNC MASTER=MASTER  |  | SYNC DATE=MASTER |            |
| Project FCT/NC/Aliases  |  |                  |            |
| Apple Inc.  |  | DRAWING NUMBER   | SIZE       |
|   |  | <SCH_NUM>        | D          |
|   |  | REVISION         |            |
|   |  | <E4LABEL>        |            |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH           |            |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>         |            |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE             | 105 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET            | 63 OF 73   |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                  |            |
| IV ALL RIGHTS RESERVED  |  |                  |            |

J41/J43 Board-Specific Spacing & Physical Constraints

| BOARD LAYERS  |  |  |  | BOARD AREAS            |  |  | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|--|------------------------|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM |  |  |  | NO_TYPE, BGA, MEM_TERM |  |  | MM                      | 16.2            |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT           | TOP, BOTTOM | Y                     | =50_OHM_SE         | =50_OHM_SE         |                     |                      |                   |
| DEFAULT           | ISL2, ISL11 | Y                     | =45_OHM_SE         | =45_OHM_SE         |                     |                      |                   |
| DEFAULT           | ISL3, ISL10 | Y                     | =45_OHM_SE         | =45_OHM_SE         |                     |                      |                   |
| DEFAULT           | ISL4, ISL9  | Y                     | =45_OHM_SE         | =45_OHM_SE         |                     |                      |                   |
| DEFAULT           | *           | N                     | 100 MM             | 100 MM             | 10 MM               | 0 MM                 | 0 MM              |
| STANDARD          | *           | =DEFAULT              | =DEFAULT           | =DEFAULT           | =DEFAULT            | =DEFAULT             | =DEFAULT          |

Single-ended Physical Constraints

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE       | TOP, BOTTOM | Y                     | 0.310 MM           | 0.310 MM           |                     |                      |                   |
| 27P4_OHM_SE       | ISL2, ISL11 | Y                     | 0.182 MM           | 0.182 MM           |                     |                      |                   |
| 27P4_OHM_SE       | ISL3, ISL10 | Y                     | 0.182 MM           | 0.182 MM           |                     |                      |                   |
| 27P4_OHM_SE       | ISL4, ISL9  | Y                     | 0.182 MM           | 0.182 MM           |                     |                      |                   |
| 27P4_OHM_SE       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 35_OHM_SE         | TOP, BOTTOM | Y                     | 0.195 MM           | 0.195 MM           |                     |                      |                   |
| 35_OHM_SE         | ISL2, ISL11 | Y                     | 0.125 MM           | 0.125 MM           |                     |                      |                   |
| 35_OHM_SE         | ISL3, ISL10 | Y                     | 0.125 MM           | 0.125 MM           |                     |                      |                   |
| 35_OHM_SE         | ISL4, ISL9  | Y                     | 0.125 MM           | 0.125 MM           |                     |                      |                   |
| 35_OHM_SE         | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE         | TOP, BOTTOM | Y                     | 0.170 MM           | 0.170 MM           |                     |                      |                   |
| 40_OHM_SE         | ISL2, ISL11 | Y                     | 0.096 MM           | 0.096 MM           |                     |                      |                   |
| 40_OHM_SE         | ISL3, ISL10 | Y                     | 0.096 MM           | 0.096 MM           |                     |                      |                   |
| 40_OHM_SE         | ISL4, ISL9  | Y                     | 0.099 MM           | 0.099 MM           |                     |                      |                   |
| 40_OHM_SE         | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE         | TOP, BOTTOM | Y                     | 0.135 MM           | 0.135 MM           |                     |                      |                   |
| 45_OHM_SE         | ISL2, ISL11 | Y                     | 0.075 MM           | 0.075 MM           |                     |                      |                   |
| 45_OHM_SE         | ISL3, ISL10 | Y                     | 0.075 MM           | 0.075 MM           |                     |                      |                   |
| 45_OHM_SE         | ISL4, ISL9  | Y                     | 0.080 MM           | 0.080 MM           |                     |                      |                   |
| 45_OHM_SE         | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE         | TOP, BOTTOM | Y                     | 0.110 MM           | 0.110 MM           |                     |                      |                   |
| 50_OHM_SE         | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHM_SE         | TOP, BOTTOM | Y                     | 0.090 MM           | 0.090 MM           |                     |                      |                   |
| 55_OHM_SE         | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

Differential Pair Physical Constraints

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 70_OHM_DIFF       | TOP, BOTTOM | Y                     | 0.165 MM           | 0.165 MM           |                     | 0.110 MM             | 0.110 MM          |
| 70_OHM_DIFF       | ISL2, ISL11 | Y                     | 0.105 MM           | 0.105 MM           |                     | 0.100 MM             | 0.100 MM          |
| 70_OHM_DIFF       | ISL3, ISL10 | Y                     | 0.105 MM           | 0.105 MM           |                     | 0.100 MM             | 0.100 MM          |
| 70_OHM_DIFF       | ISL4, ISL9  | Y                     | 0.110 MM           | 0.110 MM           |                     | 0.095 MM             | 0.095 MM          |
| 70_OHM_DIFF       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF       | TOP, BOTTOM | Y                     | 0.132 MM           | 0.132 MM           |                     | 0.130 MM             | 0.130 MM          |
| 80_OHM_DIFF       | ISL2, ISL11 | Y                     | 0.081 MM           | 0.081 MM           |                     | 0.115 MM             | 0.115 MM          |
| 80_OHM_DIFF       | ISL3, ISL10 | Y                     | 0.081 MM           | 0.081 MM           |                     | 0.115 MM             | 0.115 MM          |
| 80_OHM_DIFF       | ISL4, ISL9  | Y                     | 0.088 MM           | 0.088 MM           |                     | 0.110 MM             | 0.110 MM          |
| 80_OHM_DIFF       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF       | TOP, BOTTOM | Y                     | 0.115 MM           | 0.115 MM           |                     | 0.200 MM             | 0.200 MM          |
| 90_OHM_DIFF       | ISL2, ISL11 | Y                     | 0.070 MM           | 0.070 MM           |                     | 0.180 MM             | 0.180 MM          |
| 90_OHM_DIFF       | ISL3, ISL10 | Y                     | 0.070 MM           | 0.070 MM           |                     | 0.180 MM             | 0.180 MM          |
| 90_OHM_DIFF       | ISL4, ISL9  | Y                     | 0.076 MM           | 0.076 MM           |                     | 0.180 MM             | 0.180 MM          |
| 90_OHM_DIFF       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

Spacing Constraints

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1:1_SPACING      | *     | 0.100 MM             | ?      |

| SPACING_RULE_SET | LAYER       | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------------|----------------------|--------|
| 1x_DIELECTRIC    | TOP, BOTTOM | 0.071 MM             | ?      |
| 1x_DIELECTRIC    | ISL3, ISL10 | 0.053 MM             | ?      |
| 1x_DIELECTRIC    | ISL4, ISL9  | 0.050 MM             | ?      |
| 1x_DIELECTRIC    | *           | 0.090 MM             | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT          | *     | 0.1 MM               | ?      |
| STANDARD         | *     | =DEFAULT             | ?      |
| BGA_P075MM       | *     | 0.075 MM             | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| *                 | *                 | BGA       | BGA_P075MM       |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| *                 | BGA       | P070MM_BGA        |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| P070MM_BGA        | *     | Y                     |                    | 0.070 MM           | 5 MM                |                      | 0.075 MM          |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 73_OHM_DIFF       | TOP, BOTTOM | Y                     | 0.165 MM           | 0.165 MM           |                     | 0.150 MM             | 0.150 MM          |
| 73_OHM_DIFF       | ISL2, ISL11 | Y                     | 0.106 MM           | 0.106 MM           |                     | 0.150 MM             | 0.150 MM          |
| 73_OHM_DIFF       | ISL3, ISL10 | Y                     | 0.106 MM           | 0.106 MM           |                     | 0.150 MM             | 0.150 MM          |
| 73_OHM_DIFF       | ISL4, ISL9  | Y                     | 0.110 MM           | 0.110 MM           |                     | 0.150 MM             | 0.150 MM          |
| 73_OHM_DIFF       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

| PHYSICAL_RULE_SET | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF       | TOP, BOTTOM | Y                     | 0.120 MM           | 0.120 MM           |                     | 0.150 MM             | 0.150 MM          |
| 85_OHM_DIFF       | ISL2, ISL11 | Y                     | 0.078 MM           | 0.078 MM           |                     | 0.160 MM             | 0.160 MM          |
| 85_OHM_DIFF       | ISL3, ISL10 | Y                     | 0.078 MM           | 0.078 MM           |                     | 0.160 MM             | 0.160 MM          |
| 85_OHM_DIFF       | ISL4, ISL9  | Y                     | 0.082 MM           | 0.082 MM           |                     | 0.140 MM             | 0.140 MM          |
| 85_OHM_DIFF       | *           | N                     | 100 MM             | 100 MM             | =STANDARD           | =STANDARD            | =STANDARD         |

SYNC MASTER=J43\_MLB SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 120

SHEET: 64 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for CPU\_45S and CPU\_27F4S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CPU\_AGTL.

Note: CPU\_8MIL and CPU\_1TP can be converted back to TABLE\_SPACING\_RULE once rdar://10308147 is resolved

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes row for CPU\_8MIL.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes row for CPU\_8MIL.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes row for CPU\_1TP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes row for CPU\_1TP.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for CPU\_COMP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CPU\_COMP.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for CPU\_COMP.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CPU\_COMP.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for CPU\_VOCSENSE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CPU\_VOCSENSE.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for CPU\_VOCSENSE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CPU\_VOCSENSE.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for PCI8\_80D and CLK\_PCIE\_80D.

PCIe Clock Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for CLK\_PCIE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CLK\_PCIE.

CPU PCIe Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for PCIE\_CU\_TX, PCIE\_CU\_RX, PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_TX2RX, PCIE\_RX2TX, PCIE\_2OTHERHS, PCIE\_2OTHER, PCIE\_2OTHERHS, PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for CLK\_PCIE.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_2OTHERHS, PCIE\_2OTHER.

PCH PCIe Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Includes rows for PCIE\_PCH\_TX, PCIE\_PCH\_RX, PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for PCIE\_TX2TX, PCIE\_RX2RX, PCIE\_TX2OTHERTX, PCIE\_RX2OTHERRX, PCIE\_2OTHERHS, PCIE\_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984\_Chief\_River\_M8\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various signal names like CPU\_PECT, PM\_SYNC, CPU\_45S, CPU\_27F4S, etc.

PCIe SSD

DP

CPU Constraints header block containing Apple logo, drawing number <SCH\_NUM>, revision <E4LABEL>, branch <BRANCH>, page 111 OF 120, and sheet 65 OF 73. Includes a notice of proprietary property.

SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_80D          | *     | =80_OHM_DIFF          | =80_OHM_DIFF       | =80_OHM_DIFF       | =80_OHM_DIFF        | =80_OHM_DIFF         | =80_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA_1COMP       | *     | =4x_DIELECTRIC       | ?      |

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| UART_45S          | *     | =45_OHM_SE            | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =45_OHM_SE           | =45_OHM_SE        |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| UART             | *     | =2x_DIELECTRIC       | ?      |

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_USB_BBIAS     | *     | =STANDARD             | 8 MIL              | 8 MIL              | =STANDARD           | =STANDARD            | =STANDARD         |
| USB_80D           | *     | =80_OHM_DIFF          | =80_OHM_DIFF       | =80_OHM_DIFF       | =80_OHM_DIFF        | =80_OHM_DIFF         | =80_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB              | *     | =2x_DIELECTRIC       | ?      |

| SPACING_RULE_SET | LAYER      | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| USB              | TOP,BOTTOM | =4x_DIELECTRIC       | ?      |

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

USB 3.0 Interface Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET | SPACING_RULE_SET | LAYER      | LINE-TO-LINE SPACING | WEIGHT |
|-------------------|-------------------|-----------|------------------|------------------|------------|----------------------|--------|
| USB3_PCH_TX       | USB3_PCH_TX       | *         | USB3_TX2TX       | USB3_TX2TX       | TOP,BOTTOM | =5x_DIELECTRIC       | ?      |
| USB3_PCH_RX       | USB3_PCH_RX       | *         | USB3_RX2RX       | USB3_RX2RX       | TOP,BOTTOM | =5x_DIELECTRIC       | ?      |
| USB3_PCH_TX       | *_PCH_TX          | *         | USB3_TX2OTHERTX  | USB3_TX2OTHERTX  | TOP,BOTTOM | =5x_DIELECTRIC       | ?      |
| USB3_PCH_RX       | *_PCH_RX          | *         | USB3_RX2OTHERRX  | USB3_RX2OTHERRX  | TOP,BOTTOM | =5x_DIELECTRIC       | ?      |
| USB3_PCH_TX       | *_PCH_RX          | *         | USB3_TX2RX       | USB3_TX2RX       | TOP,BOTTOM | =7x_DIELECTRIC       | ?      |
| USB3_PCH_RX       | *_PCH_TX          | *         | USB3_RX2TX       | USB3_RX2TX       | TOP,BOTTOM | =7x_DIELECTRIC       | ?      |
| USB3_PCH_TX       | *_TX              | *         | USB3_2OTHERHS    | USB3_2OTHERHS    | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| USB3_PCH_RX       | *_TX              | *         | USB3_2OTHERHS    | USB3_2OTHER      | TOP,BOTTOM | =5x_DIELECTRIC       | ?      |
| USB3_PCH_TX       | *_RX              | *         | USB3_2OTHERHS    |                  |            |                      |        |
| USB3_PCH_RX       | *_RX              | *         | USB3_2OTHERHS    |                  |            |                      |        |
| USB3_PCH_TX       | *                 | *         | USB3_2OTHER      |                  |            |                      |        |
| USB3_PCH_RX       | *                 | *         | USB3_2OTHER      |                  |            |                      |        |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB3_TX2TX       | *     | =2.5x_DIELECTRIC     | ?      |
| USB3_RX2RX       | *     | =2.5x_DIELECTRIC     | ?      |
| USB3_TX2OTHERTX  | *     | =4x_DIELECTRIC       | ?      |
| USB3_RX2OTHERRX  | *     | =4x_DIELECTRIC       | ?      |
| USB3_TX2RX       | *     | =6x_DIELECTRIC       | ?      |
| USB3_RX2TX       | *     | =6x_DIELECTRIC       | ?      |
| USB3_2OTHERHS    | *     | =4x_DIELECTRIC       | ?      |
| USB3_2OTHER      | *     | =3x_DIELECTRIC       | ?      |

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE      |             | PCH_NET_PROPERTIES     |
|---------------------------|---------------|-------------|------------------------|
|                           | PHYSICAL      | SPACING     |                        |
| PCH_SATA_1COMP            | SATA_1COMP    |             | PCH_SATA1COMP          |
| USB_HUB1_UP               | USB_80D       | USB         | USB_HUB_UP_P           |
| USB_HUB1_UP               | USB_80D       | USB         | USB_HUB_UP_N           |
| USB_BT                    | USB_80D       | USB         | USB_BT_P               |
| USB_BT                    | USB_80D       | USB         | USB_BT_N               |
| USB_BT                    | USB_80D       | USB         | USB_BT_CONN_P          |
| USB_BT                    | USB_80D       | USB         | USB_BT_CONN_N          |
| USB_BT                    | USB_80D       | USB         | USB_BT_WAKE_P          |
| USB_BT                    | USB_80D       | USB         | USB_BT_WAKE_N          |
| USB_TPAD                  | USB_80D       | USB         | USB_TPAD_P             |
| USB_TPAD                  | USB_80D       | USB         | USB_TPAD_N             |
| USB_TPAD                  | USB_80D       | USB         | USB_TPAD_CONN_P        |
| USB_TPAD                  | USB_80D       | USB         | USB_TPAD_CONN_N        |
| TPAD_SPI_MOSI             | USB_80D       | USB         | TPAD_SPI_MOSI_USB_P    |
| TPAD_SPI_MISO             | USB_80D       | USB         | TPAD_SPI_MISO_USB_N    |
| USB_TPAD_M                | USB_80D       | USB         | USB_TPAD_M_P           |
| USB_TPAD_M                | USB_80D       | USB         | USB_TPAD_M_N           |
| USB_SDCARD                | USB_80D       | USB         | USB_SDCARD_P           |
| USB_SDCARD                | USB_80D       | USB         | USB_SDCARD_N           |
| TPAD_SPI_MOSI             | SET_45S       | SET         | TPAD_SPI_MOSI          |
| TPAD_SPI_MISO             | SET_45S       | SET         | TPAD_SPI_MISO          |
| TPAD_SPI_CLK              | SET_45S       | SET         | TPAD_SPI_CLK           |
| USB_EXT_A                 | USB_80D       | USB         | USB_EXT_A_P            |
| USB_EXT_A                 | USB_80D       | USB         | USB_EXT_A_N            |
| SMC_DEBUGPRT_TX_L         | UART_45S      | UART        | SMC_DEBUGPRT_TX_L      |
| SMC_DEBUGPRT_RX_L         | UART_45S      | UART        | SMC_DEBUGPRT_RX_L      |
| USB2_EXT_A_MIXED_P        | USB_80D       | USB         | USB2_EXT_A_MIXED_P     |
| USB2_EXT_A_MIXED_N        | USB_80D       | USB         | USB2_EXT_A_MIXED_N     |
| USB2_EXT_A_MIXED_F_P      | USB_80D       | USB         | USB2_EXT_A_MIXED_F_P   |
| USB2_EXT_A_MIXED_F_N      | USB_80D       | USB         | USB2_EXT_A_MIXED_F_N   |
| USB3_EXT_A_D2R_P          | USB_80D       | USB3_PCH_EV | USB3_EXT_A_D2R_P       |
| USB3_EXT_A_D2R_N          | USB_80D       | USB3_PCH_EV | USB3_EXT_A_D2R_N       |
| USB3_EXT_A_R2D_P          | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_P       |
| USB3_EXT_A_R2D_N          | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_N       |
| USB3_EXT_A_D2R_F_P        | USB_80D       | USB3_PCH_EV | USB3_EXT_A_D2R_F_P     |
| USB3_EXT_A_D2R_F_N        | USB_80D       | USB3_PCH_EV | USB3_EXT_A_D2R_F_N     |
| USB3_EXT_A_R2D_F_P        | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_F_P     |
| USB3_EXT_A_R2D_F_N        | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_F_N     |
| USB3_EXT_A_R2D_C_P        | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_C_P     |
| USB3_EXT_A_R2D_C_N        | USB_80D       | USB3_PCH_TX | USB3_EXT_A_R2D_C_N     |
| USB_EXT_B_P               | USB_80D       | USB         | USB_EXT_B_P            |
| USB_EXT_B_N               | USB_80D       | USB         | USB_EXT_B_N            |
| USB3_EXT_B_D2R_P          | USB_80D       | USB3_PCH_EV | USB3_EXT_B_D2R_P       |
| USB3_EXT_B_D2R_N          | USB_80D       | USB3_PCH_EV | USB3_EXT_B_D2R_N       |
| USB3_EXT_B_D2R_RC_P       | USB_80D       | USB3_PCH_EV | USB3_EXT_B_D2R_RC_P    |
| USB3_EXT_B_D2R_RC_N       | USB_80D       | USB3_PCH_EV | USB3_EXT_B_D2R_RC_N    |
| USB3_EXT_B_R2D_P          | USB_80D       | USB3_PCH_TX | USB3_EXT_B_R2D_P       |
| USB3_EXT_B_R2D_N          | USB_80D       | USB3_PCH_TX | USB3_EXT_B_R2D_N       |
| USB3_EXT_B_R2D_C_P        | USB_80D       | USB3_PCH_TX | USB3_EXT_B_R2D_C_P     |
| USB3_EXT_B_R2D_C_N        | USB_80D       | USB3_PCH_TX | USB3_EXT_B_R2D_C_N     |
| NC_USB3RPCIE_SD_D2RP      | USB_80D       | USB3_PCH_EV | NC_USB3RPCIE_SD_D2RP   |
| NC_USB3RPCIE_SD_D2RN      | USB_80D       | USB3_PCH_EV | NC_USB3RPCIE_SD_D2RN   |
| NC_USB3RPCIE_SD_R2D_CP    | USB_80D       | USB3_PCH_TX | NC_USB3RPCIE_SD_R2D_CP |
| NC_USB3RPCIE_SD_R2D_CN    | USB_80D       | USB3_PCH_TX | NC_USB3RPCIE_SD_R2D_CN |
| USB3_SD_D2R_C_P           | USB_80D       | USB3_PCH_EV | USB3_SD_D2R_C_P        |
| USB3_SD_D2R_C_N           | USB_80D       | USB3_PCH_EV | USB3_SD_D2R_C_N        |
| USB3_SD_R2D_P             | USB_80D       | USB3_PCH_TX | USB3_SD_R2D_P          |
| USB3_SD_R2D_N             | USB_80D       | USB3_PCH_TX | USB3_SD_R2D_N          |
| PCH_USB_BBIAS             | PCH_USB_BBIAS |             | PCH_USB_BBIAS          |
| CLK_PCIE1_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCIE_CLK100M_PCH_P     |
| CLK_PCIE2_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCIE_CLK100M_PCH_N     |
| CLK_PCIE3_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCH_CLK96M_DOT_P       |
| CLK_PCIE4_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCH_CLK96M_DOT_N       |
| CLK_PCIE5_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCH_CLK100M_SATA_P     |
| CLK_PCIE6_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCH_CLK100M_SATA_N     |
| CLK_PCIE7_UNUSED          | CLK_PCIE_80D  | CLK_PCIE    | PCH_CLK14P3M_REFCLK    |

USB Hucopyb nets

TP SPI nets

USB EXT\_A nets (Right USB port)

USB EXT\_B nets (Left USB port)

SYNC MASTER=CLEAN\_J41 SYNC DATE=11/13/2012

PAGE TITLE: PCH Constraints 1

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 112 OF 120 SHEET: 66 OF 73

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_45S and CLK\_LPC\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB\_45S\_R\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH\_45S and PCH\_ITP.

DisplayPort

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP\_80D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP\_2DP, DP\_2OTHERHS, DP\_2OTHER, and DP\_AUX.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DP\_TX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK\_SLOW\_45S and CLK\_25M\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_SLOW and CLK\_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 5 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING, and a list of net names like LPC\_AD<3..0>, LPC\_FRAME\_L, etc.

Clock Net Properties

Table with 5 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING, and a list of clock net names like SYSCLK\_CLK32K\_RTCX1, SYSCLK\_CLK25M\_CAMERA, etc.

Metadata block containing drawing title 'PCH Constraints 2', Apple Inc. logo, revision number '113 OF 120', and page number '67 OF 73'. Includes a notice of proprietary property.

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_40S           | *     | =40_OHM_SE            | =40_OHM_SE         | =40_OHM_SE         | =40_OHM_SE          | =40_OHM_SE           | =40_OHM_SE        |
| MEM_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =50_OHM_SE           | =50_OHM_SE        |
| MEM_70D           | *     | =70_OHM_DIFF          | =70_OHM_DIFF       | =70_OHM_DIFF       | =70_OHM_DIFF        | =70_OHM_DIFF         | =70_OHM_DIFF      |
| MEM_73D           | *     | =73_OHM_DIFF          | =73_OHM_DIFF       | =73_OHM_DIFF       | =73_OHM_DIFF        | =73_OHM_DIFF         | =73_OHM_DIFF      |

Spacing Rule Sets

| SPACING_RULE_SET  | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|-------------------|-------|----------------------|--------|
| MEM_DATA2SELF     | *     | =2x_DIELECTRIC       | ?      |
| MEM_DATA2OTHERMEM | *     | =8x_DIELECTRIC       | ?      |
| MEM_DQS2OWNDATA   | *     | =3x_DIELECTRIC       | ?      |
| MEM_CMD2CMD       | *     | =3x_DIELECTRIC       | ?      |
| MEM_CMD2CTRL      | *     | =3x_DIELECTRIC       | ?      |
| MEM_CTRL2CTRL     | *     | =3x_DIELECTRIC       | ?      |
| MEM_CLK2CLK       | *     | =6x_DIELECTRIC       | ?      |
| MEM_2OTHERMEM     | *     | =4x_DIELECTRIC       | ?      |
| MEM_2PWR          | *     | =2x_DIELECTRIC       | 10000  |
| MEM_2GND          | *     | =2x_DIELECTRIC       | 10000  |
| MEM_2OTHER        | *     | =6x_DIELECTRIC       | ?      |

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_PWR           | MEM_*             | *         | MEM_2PWR         |
| MEM_PWR           | *                 | *         | DEFAULT          |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| MEM_70D           | MEM_TERM  | MEM_73D           |
| MEM_40S           | MEM_TERM  | MEM_50S           |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND               | MEM_*             | *         | MEM_2GND         |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DQS_0       | MEM_A_DATA_0      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_1       | MEM_A_DATA_1      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_2       | MEM_A_DATA_2      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_3       | MEM_A_DATA_3      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_4       | MEM_A_DATA_4      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_5       | MEM_A_DATA_5      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_6       | MEM_A_DATA_6      | *         | MEM_DQS2OWNDATA  |
| MEM_A_DQS_7       | MEM_A_DATA_7      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_0       | MEM_B_DATA_0      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_1       | MEM_B_DATA_1      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_2       | MEM_B_DATA_2      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_3       | MEM_B_DATA_3      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_4       | MEM_B_DATA_4      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_5       | MEM_B_DATA_5      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_6       | MEM_B_DATA_6      | *         | MEM_DQS2OWNDATA  |
| MEM_B_DQS_7       | MEM_B_DATA_7      | *         | MEM_DQS2OWNDATA  |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DQS_0       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_1       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_2       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_3       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_4       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_5       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_6       | *                 | *         | MEM_2OTHER       |
| MEM_A_DQS_7       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_0       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_1       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_2       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_3       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_4       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_5       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_6       | *                 | *         | MEM_2OTHER       |
| MEM_B_DQS_7       | *                 | *         | MEM_2OTHER       |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DATA_*      | =SAME             | *         | MEM_DATA2SELF    |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET  |
|-------------------|-------------------|-----------|-------------------|
| MEM_*_DATA_*      | MEM_*             | *         | MEM_DATA2OTHERMEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD           | MEM_CMD           | *         | MEM_CMD2CMD      |
| MEM_CMD           | MEM_CTRL          | *         | MEM_CMD2CTRL     |
| MEM_CTRL          | MEM_CTRL          | *         | MEM_CTRL2CTRL    |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | MEM_CLK           | *         | MEM_CLK2CLK      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*             | MEM_*             | *         | MEM_2OTHERMEM    |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DATA_0      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_1      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_2      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_3      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_4      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_5      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_6      | *                 | *         | MEM_2OTHER       |
| MEM_A_DATA_7      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_0      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_1      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_2      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_3      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_4      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_5      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_6      | *                 | *         | MEM_2OTHER       |
| MEM_B_DATA_7      | *                 | *         | MEM_2OTHER       |
| MEM_CMD           | *                 | *         | MEM_2OTHER       |
| MEM_CTRL          | *                 | *         | MEM_2OTHER       |
| MEM_CLK           | *                 | *         | MEM_2OTHER       |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DATA_0      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_1      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_2      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_3      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_4      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_5      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_6      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_A_DATA_7      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_0      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_1      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_2      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_3      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_4      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_5      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_6      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |
| MEM_B_DATA_7      | MEM_*_DATA_*      | *         | MEM_2OTHERMEM    |

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |              |                       | PAGE                 |
|---------------------------|----------|--------------|-----------------------|----------------------|
|                           | PHYSICAL | SPACING      |                       |                      |
| MEM_A_CLK0                | MEM_70D  | MEM_CLK      | MEM A CLK P<0>        | 7 20 24              |
| MEM_A_CLK0                | MEM_70D  | MEM_CLK      | MEM A CLK N<0>        | 7 20 24              |
| MEM_A_CLK1                | MEM_70D  | MEM_CLK      | MEM A CLK P<1>        | 7 21 24              |
| MEM_A_CLK1                | MEM_70D  | MEM_CLK      | MEM A CLK N<1>        | 7 21 24              |
| MEM_A_CTRL                | MEM_40S  | MEM_CTRL     | MEM A CS L<1..0>      | 7 20 21 24           |
| MEM_A_CTRL                | MEM_40S  | MEM_CTRL     | MEM A ODT<0>          | 7 20 21 24 61        |
| MEM_A_CKE0                | MEM_40S  | MEM_CMD      | MEM A CKE<1..0>       | 7 20 24              |
| MEM_A_CKE1                | MEM_40S  | MEM_CMD      | MEM A CKE<3..2>       | 7 21 24              |
| MEM_A_CMD0                | MEM_40S  | MEM_CMD      | MEM A CAA<9..0>       | 7 20 24 61           |
| MEM_A_CMD1                | MEM_40S  | MEM_CMD      | MEM A CAB<9..0>       | 7 20 24 61           |
| MEM_A_DQ_BYTE0            | MEM_40S  | MEM_A_DATA_0 | MEM A DQ<7..0>        | 7 61                 |
| MEM_A_DQ_BYTE1            | MEM_40S  | MEM_A_DATA_1 | MEM A DQ<15..8>       | 7 61                 |
| MEM_A_DQ_BYTE2            | MEM_40S  | MEM_A_DATA_2 | MEM A DQ<23..16>      | 7 61                 |
| MEM_A_DQ_BYTE3            | MEM_40S  | MEM_A_DATA_3 | MEM A DQ<31..24>      | 7 61                 |
| MEM_A_DQ_BYTE4            | MEM_40S  | MEM_A_DATA_4 | MEM A DQ<39..32>      | 7 21 61              |
| MEM_A_DQ_BYTE5            | MEM_40S  | MEM_A_DATA_5 | MEM A DQ<47..40>      | 7 61                 |
| MEM_A_DQ_BYTE6            | MEM_40S  | MEM_A_DATA_6 | MEM A DQ<55..48>      | 7 61                 |
| MEM_A_DQ_BYTE7            | MEM_40S  | MEM_A_DATA_7 | MEM A DQ<63..56>      | 7 61                 |
| MEM_A_DQS0                | MEM_70D  | MEM_A_DQS_0  | MEM A DQS P<0>        | 7 61                 |
| MEM_A_DQS0                | MEM_70D  | MEM_A_DQS_0  | MEM A DQS N<0>        | 7 61                 |
| MEM_A_DQS1                | MEM_70D  | MEM_A_DQS_1  | MEM A DQS P<1>        | 7 61                 |
| MEM_A_DQS1                | MEM_70D  | MEM_A_DQS_1  | MEM A DQS N<1>        | 7 61                 |
| MEM_A_DQS2                | MEM_70D  | MEM_A_DQS_2  | MEM A DQS P<2>        | 7 61                 |
| MEM_A_DQS2                | MEM_70D  | MEM_A_DQS_2  | MEM A DQS N<2>        | 7 61                 |
| MEM_A_DQS3                | MEM_70D  | MEM_A_DQS_3  | MEM A DQS P<3>        | 7 61                 |
| MEM_A_DQS3                | MEM_70D  | MEM_A_DQS_3  | MEM A DQS N<3>        | 7 61                 |
| MEM_A_DQS4                | MEM_70D  | MEM_A_DQS_4  | MEM A DQS P<4>        | 7 61                 |
| MEM_A_DQS4                | MEM_70D  | MEM_A_DQS_4  | MEM A DQS N<4>        | 7 61                 |
| MEM_A_DQS5                | MEM_70D  | MEM_A_DQS_5  | MEM A DQS P<5>        | 7 61                 |
| MEM_A_DQS5                | MEM_70D  | MEM_A_DQS_5  | MEM A DQS N<5>        | 7 61                 |
| MEM_A_DQS6                | MEM_70D  | MEM_A_DQS_6  | MEM A DQS P<6>        | 7 21 61              |
| MEM_A_DQS6                | MEM_70D  | MEM_A_DQS_6  | MEM A DQS N<6>        | 7 21 61              |
| MEM_A_DQS7                | MEM_70D  | MEM_A_DQS_7  | MEM A DQS P<7>        | 7 61                 |
| MEM_A_DQS7                | MEM_70D  | MEM_A_DQS_7  | MEM A DQS N<7>        | 7 61                 |
| MEM_B_CLK0                | MEM_70D  | MEM_CLK      | MEM B CLK P<0>        | 7 22 24              |
| MEM_B_CLK0                | MEM_70D  | MEM_CLK      | MEM B CLK N<0>        | 7 22 24              |
| MEM_B_CLK1                | MEM_70D  | MEM_CLK      | MEM B CLK P<1>        | 7 23 24              |
| MEM_B_CLK1                | MEM_70D  | MEM_CLK      | MEM B CLK N<1>        | 7 23 24              |
| MEM_B_CTRL                | MEM_40S  | MEM_CTRL     | MEM B CS L<1..0>      | 7 22 23 24           |
| MEM_B_CTRL                | MEM_40S  | MEM_CTRL     | MEM B ODT<0>          | 7 22 23 24 61        |
| MEM_B_CKE0                | MEM_40S  | MEM_CMD      | MEM B CKE<1..0>       | 7 22 24              |
| MEM_B_CKE1                | MEM_40S  | MEM_CMD      | MEM B CKE<3..2>       | 7 23 24              |
| MEM_B_CMD0                | MEM_40S  | MEM_CMD      | MEM B CAA<9..0>       | 7 22 24 61           |
| MEM_B_CMD1                | MEM_40S  | MEM_CMD      | MEM B CAB<9..0>       | 7 23 24 61           |
| MEM_B_DQ_BYTE0            | MEM_40S  | MEM_B_DATA_0 | MEM B DQ<7..0>        | 7 61                 |
| MEM_B_DQ_BYTE1            | MEM_40S  | MEM_B_DATA_1 | MEM B DQ<15..8>       | 7 61                 |
| MEM_B_DQ_BYTE2            | MEM_40S  | MEM_B_DATA_2 | MEM B DQ<23..16>      | 7 61                 |
| MEM_B_DQ_BYTE3            | MEM_40S  | MEM_B_DATA_3 | MEM B DQ<31..24>      | 7 61                 |
| MEM_B_DQ_BYTE4            | MEM_40S  | MEM_B_DATA_4 | MEM B DQ<39..32>      | 7 21 61              |
| MEM_B_DQ_BYTE5            | MEM_40S  | MEM_B_DATA_5 | MEM B DQ<47..40>      | 7 61                 |
| MEM_B_DQ_BYTE6            | MEM_40S  | MEM_B_DATA_6 | MEM B DQ<55..48>      | 7 61                 |
| MEM_B_DQ_BYTE7            | MEM_40S  | MEM_B_DATA_7 | MEM B DQ<63..56>      | 7 61                 |
| MEM_B_DQS0                | MEM_70D  | MEM_B_DQS_0  | MEM B DQS P<0>        | 7 61                 |
| MEM_B_DQS0                | MEM_70D  | MEM_B_DQS_0  | MEM B DQS N<0>        | 7 61                 |
| MEM_B_DQS1                | MEM_70D  | MEM_B_DQS_1  | MEM B DQS P<1>        | 7 61                 |
| MEM_B_DQS1                | MEM_70D  | MEM_B_DQS_1  | MEM B DQS N<1>        | 7 61                 |
| MEM_B_DQS2                | MEM_70D  | MEM_B_DQS_2  | MEM B DQS P<2>        | 7 61                 |
| MEM_B_DQS2                | MEM_70D  | MEM_B_DQS_2  | MEM B DQS N<2>        | 7 61                 |
| MEM_B_DQS3                | MEM_70D  | MEM_B_DQS_3  | MEM B DQS P<3>        | 7 61                 |
| MEM_B_DQS3                | MEM_70D  | MEM_B_DQS_3  | MEM B DQS N<3>        | 7 61                 |
| MEM_B_DQS4                | MEM_70D  | MEM_B_DQS_4  | MEM B DQS P<4>        | 7 61                 |
| MEM_B_DQS4                | MEM_70D  | MEM_B_DQS_4  | MEM B DQS N<4>        | 7 61                 |
| MEM_B_DQS5                | MEM_70D  | MEM_B_DQS_5  | MEM B DQS P<5>        | 7 61                 |
| MEM_B_DQS5                | MEM_70D  | MEM_B_DQS_5  | MEM B DQS N<5>        | 7 61                 |
| MEM_B_DQS6                | MEM_70D  | MEM_B_DQS_6  | MEM B DQS P<6>        | 7 21 61              |
| MEM_B_DQS6                | MEM_70D  | MEM_B_DQS_6  | MEM B DQS N<6>        | 7 21 61              |
| MEM_B_DQS7                | MEM_70D  | MEM_B_DQS_7  | MEM B DQS P<7>        | 7 61                 |
| MEM_B_DQS7                | MEM_70D  | MEM_B_DQS_7  | MEM B DQS N<7>        | 7 61                 |
| MEM_PWR                   |          |              | PP1V2 S3              | 17 19 20 21 22 23 40 |
| MEM_PWR                   |          |              | PP0V6 S3 MEM VREFCA A | 18 19 20 21          |
| MEM_PWR                   |          |              | PP0V6 S3 MEM VREFDO A | 18 19 20 21          |
| MEM_PWR                   |          |              | PP0V6 S3 MEM VREFCA B | 18 19 20 23          |
| MEM_PWR                   |          |              | PP0V6 S3 MEM VREFDO B | 18 19 20 23          |

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012  
PAGE TITLE  
Memory Constraints  
DRAWING NUMBER <SCH\_NUM> SIZE D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
PAGE 114 OF 120  
SHEET 68 OF 73

## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

### Thunderbolt SPI Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBT_SPI_45S       | *     | =45_OHM_SE            | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBT_SPI          | *     | =2x_DIELECTRIC       | ?      |

### Thunderbolt/DP Connector Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_80D         | *     | =80_OHM_DIFF          | =80_OHM_DIFF       | =80_OHM_DIFF       | =80_OHM_DIFF        | =80_OHM_DIFF         | =80_OHM_DIFF      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET | SPACING_RULE_SET | LAYER      | LINE-TO-LINE SPACING | WEIGHT |
|-------------------|-------------------|-----------|------------------|------------------|------------|----------------------|--------|
| TBTDP_TX          | TBTDP_TX          | *         | TBTDP_TX2TX      | TBTDP_TX2TX      | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_RX          | TBTDP_RX          | *         | TBTDP_RX2RX      | TBTDP_RX2RX      | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_TX          | TBTDP_RX          | *         | TBTDP_TX2RX      | TBTDP_TX2RX      | TOP,BOTTOM | =10x_DIELECTRIC      | ?      |
| TBTDP_RX          | TBTDP_TX          | *         | TBTDP_TX2RX      | TBTDP_TX2RX      | TOP,BOTTOM | =10x_DIELECTRIC      | ?      |
| TBTDP_TX          | *_TX              | *         | TBTDP_2OTHERHS   | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_RX          | *_TX              | *         | TBTDP_2OTHERHS   | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_TX          | *_RX              | *         | TBTDP_2OTHERHS   | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_RX          | *_RX              | *         | TBTDP_2OTHERHS   | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_TX          | *                 | *         | TBTDP_2OTHER     | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |
| TBTDP_RX          | *                 | *         | TBTDP_2OTHER     | TBTDP_2OTHER     | TOP,BOTTOM | =6x_DIELECTRIC       | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBTDP_TX2TX      | *     | =4x_DIELECTRIC       | ?      |
| TBTDP_RX2RX      | *     | =4x_DIELECTRIC       | ?      |
| TBTDP_TX2RX      | *     | =6x_DIELECTRIC       | ?      |
| TBTDP_2OTHERHS   | *     | =6x_DIELECTRIC       | ?      |
| TBTDP_2OTHER     | *     | =4x_DIELECTRIC       | ?      |

## Thunderbolt/DP Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL  | SPACING  | NET_TYPE                  |
|---------------------------|-----------|----------|---------------------------|
| TBT A E2D                 | TBTTP_80D | TBTTP_TX | TBT A E2D C P<1..0>       |
| TBT A E2D                 | TBTTP_80D | TBTTP_TX | TBT A E2D C N<1..0>       |
| TBT A E2D                 | TBTTP_80D | TBTTP_TX | TBT A E2D P<1..0>         |
| TBT A E2D                 | TBTTP_80D | TBTTP_TX | TBT A E2D N<1..0>         |
| DP TBTPA ML1              | DP_80D    | DP_TX    | DP TBTPA ML C P<1>        |
| DP TBTPA ML1              | DP_80D    | DP_TX    | DP TBTPA ML C N<1>        |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP TBTPA ML C P<3>        |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP TBTPA ML C N<3>        |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP TBTPA ML P<3..1:2>     |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP TBTPA ML N<3..1:2>     |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP A LSX ML P<1>          |
| DP TBTPA ML3              | DP_80D    | DP_TX    | DP A LSX ML N<1>          |
| TBT A D2R                 | TBTTP_80D | TBTTP_SX | TBT A D2R C P<1..0>       |
| TBT A D2R                 | TBTTP_80D | TBTTP_SX | TBT A D2R C N<1..0>       |
| TBT A D2R1                | TBTTP_80D | TBTTP_SX | TBT A D2R1 P<1>           |
| TBT A D2R1                | TBTTP_80D | TBTTP_SX | TBT A D2R1 N<1>           |
| TBT A D2R1                | TBTTP_80D | TBTTP_SX | TBT A D2R1 P<0>           |
| TBT A D2R1                | TBTTP_80D | TBTTP_SX | TBT A D2R1 N<0>           |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP TBTPA AUXCH C P        |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP TBTPA AUXCH C N        |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP TBTPA AUXCH P          |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP TBTPA AUXCH N          |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP A AUXCH DDC P          |
| DP TBTPA AUXCH            | DP_80D    | DP_AUX   | DP A AUXCH DDC N          |
| TBT A D2R1 AUXDDC         | TBTTP_80D | TBTTP_SX | TBT A D2R1 AUXDDC P       |
| TBT A D2R1 AUXDDC         | TBTTP_80D | TBTTP_SX | TBT A D2R1 AUXDDC N       |
| TBT B E2D                 | TBTTP_80D | TBTTP_TX | TBT B E2D C P<1..0>       |
| TBT B E2D                 | TBTTP_80D | TBTTP_TX | TBT B E2D C N<1..0>       |
| TBT B E2D                 | TBTTP_80D | TBTTP_TX | TBT B E2D P<1..0>         |
| TBT B E2D                 | TBTTP_80D | TBTTP_TX | TBT B E2D N<1..0>         |
| NC DP TBTPB ML            | DP_80D    | DP_TX    | NC DP TBTPB ML CP<3..1:2> |
| NC DP TBTPB ML            | DP_80D    | DP_TX    | NC DP TBTPB ML CN<3..1:2> |
| DP TBTPB ML               | DP_80D    | DP_TX    | DP TBTPB ML P<3..1:2>     |
| DP TBTPB ML               | DP_80D    | DP_TX    | DP TBTPB ML N<3..1:2>     |
| DP B LSX ML               | DP_80D    | DP_TX    | DP B LSX ML P<1>          |
| DP B LSX ML               | DP_80D    | DP_TX    | DP B LSX ML N<1>          |
| TBT B D2R                 | TBTTP_80D | TBTTP_SX | TBT B D2R C P<1..0>       |
| TBT B D2R                 | TBTTP_80D | TBTTP_SX | TBT B D2R C N<1..0>       |
| TBT B D2R                 | TBTTP_80D | TBTTP_SX | TBT B D2R P<1..0>         |
| TBT B D2R                 | TBTTP_80D | TBTTP_SX | TBT B D2R N<1..0>         |
| NC DP TBTPB AUXCH         | DP_80D    | DP_AUX   | NC DP TBTPB AUXCH CP      |
| NC DP TBTPB AUXCH         | DP_80D    | DP_AUX   | NC DP TBTPB AUXCH CN      |
| DP TBTPB AUXCH            | DP_80D    | DP_AUX   | DP TBTPB AUXCH P          |
| DP TBTPB AUXCH            | DP_80D    | DP_AUX   | DP TBTPB AUXCH N          |
| DP B AUXCH DDC            | DP_80D    | DP_AUX   | DP B AUXCH DDC P          |
| DP B AUXCH DDC            | DP_80D    | DP_AUX   | DP B AUXCH DDC N          |
| TBT B D2R1 AUXDDC         | TBTTP_80D | TBTTP_SX | TBT B D2R1 AUXDDC P       |
| TBT B D2R1 AUXDDC         | TBTTP_80D | TBTTP_SX | TBT B D2R1 AUXDDC N       |

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL    | SPACING | NET_TYPE               |
|---------------------------|-------------|---------|------------------------|
| DP TBTSRC ML              | DP_80D      | DP_TX   | DP TBTSRC ML C P<3..0> |
| DP TBTSRC ML              | DP_80D      | DP_TX   | DP TBTSRC ML C N<3..0> |
| DP TBTSRC AUXCH           | DP_80D      | DP_AUX  | DP TBTSRC AUXCH C P    |
| DP TBTSRC AUXCH           | DP_80D      | DP_AUX  | DP TBTSRC AUXCH C N    |
| TBT SPI CLK               | TBT_SPI_45S | TBT_SPI | TBT SPI CLK            |
| TBT SPI MOSI              | TBT_SPI_45S | TBT_SPI | TBT SPI MOSI           |
| TBT SPI MISO              | TBT_SPI_45S | TBT_SPI | TBT SPI MISO           |
| TBT SPI CS L              | TBT_SPI_45S | TBT_SPI | TBT SPI CS L           |

Only used on hosts supporting Thunderbolt video-in

|   |  |                      |            |
|---|--|----------------------|------------|
| SYNC MASTER=CHINMAY J41   |  | SYNC DATE=09/07/2012 |            |
| Thunderbolt Constraints   |  |                      |            |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE       |
|   |  | <SCH_NUM>            | D          |
|   |  | REVISION             |            |
|   |  | <E4LABEL>            |            |
| NOTICE OF PROPRIETARY PROPERTY:   |  | BRANCH               |            |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | <BRANCH>             |            |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | PAGE                 | 115 OF 120 |
| II NOT TO REPRODUCE OR COPY IT  |  | SHEET                | 69 OF 73   |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |            |
| IV ALL RIGHTS RESERVED  |  |                      |            |

### MIPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MIPI_85D          | *     | =+1_OHM_DIFF          | =+85_OHM_DIFF      | =+85_OHM_DIFF      | =+85_OHM_DIFF       | =+85_OHM_DIFF        | =+85_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER      | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| MIPI_2OTHER      | *     | =+4X_DIELECTRIC      | ?      | MIPI_2OTHER      | TOP,BOTTOM | =+4X_DIELECTRIC      | ?      |
| MIPI_2CLK        | *     | =+8X_DIELECTRIC      | ?      | MIPI_2CLK        | TOP,BOTTOM | =+8X_DIELECTRIC      | ?      |
| MIPICLK_2OTHER   | *     | =+7X_DIELECTRIC      | ?      | MIPICLK_2OTHER   | TOP,BOTTOM | =+10X_DIELECTRIC     | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MIPI_DATA         | *                 | *         | MIPI_2OTHER      |
| MIPI_DATA         | CLK_MIPI          | *         | MIPI_2CLK        |
| CLK_MIPI          | *                 | *         | MIPICLK_2OTHER   |

### Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| S2_MEM_45S        | *     | =+45_OHM_SE           | =+45_OHM_SE        | =+45_OHM_SE        | =+45_OHM_SE         | =STANDARD            | =STANDARD         |
| S2_MEM_85D        | *     | =+85_OHM_DIFF         | =+85_OHM_DIFF      | =+85_OHM_DIFF      | =+85_OHM_DIFF       | =+85_OHM_DIFF        | =+85_OHM_DIFF     |

### Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER      | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| S2_DATA2SELF     | *     | =2X_DIELECTRIC       | ?      | S2_DATA2SELF     | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2_DQS2OWNDATA   | *     | =2X_DIELECTRIC       | ?      | S2_DQS2OWNDATA   | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2_CMD2CMD       | *     | =2X_DIELECTRIC       | ?      | S2_CMD2CMD       | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2_CMD2CTRL      | *     | =2X_DIELECTRIC       | ?      | S2_CMD2CTRL      | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2_CTRL2CTRL     | *     | =2X_DIELECTRIC       | ?      | S2_CTRL2CTRL     | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2_2OTHERMEM     | *     | =4X_DIELECTRIC       | ?      | S2_2OTHERMEM     | TOP,BOTTOM | =6X_DIELECTRIC       | ?      |
| S2MEM_2PWR       | *     | =2X_DIELECTRIC       | ?      | S2MEM_2PWR       | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2MEM_2GND       | *     | =2X_DIELECTRIC       | ?      | S2MEM_2GND       | TOP,BOTTOM | =4X_DIELECTRIC       | ?      |
| S2MEM_2OTHER     | *     | =6X_DIELECTRIC       | ?      | S2MEM_2OTHER     | TOP,BOTTOM | =10X_DIELECTRIC      | ?      |

### Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_DATA*      | *                 | *         | S2MEM_2OTHER     |
| S2_MEM_DQS*       | *                 | *         | S2MEM_2OTHER     |
| S2_MEM_CMD        | *                 | *         | S2MEM_2OTHER     |
| S2_MEM_CTRL       | *                 | *         | S2MEM_2OTHER     |
| S2_MEM_CLK        | *                 | *         | S2MEM_2OTHER     |
| S2_MEM_DATA*      | =SAME             | *         | S2_DATA2SELF     |
| S2_MEM_CMD        | S2_MEM_CMD        | *         | S2_CMD2CMD       |
| S2_MEM_CMD        | S2_MEM_CTRL       | *         | S2_CMD2CTRL      |
| S2_MEM_CTRL       | S2_MEM_CTRL       | *         | S2_CTRL2CTRL     |
| S2_MEM_*          | S2_MEM_*          | *         | S2_2OTHERMEM     |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_DQS1       | S2_MEM_DATA1      | *         | S2_DQS2OWNDATA   |
| S2_MEM_DQS0       | S2_MEM_DATA0      | *         | S2_DQS2OWNDATA   |

### Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_PWR        | S2_MEM_*          | *         | S2MEM_2PWR       |
| S2_MEM_PWR        | *                 | *         | DEFAULT          |

### Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND               | S2_MEM_*          | *         | S2MEM_2GND       |

### Camera Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL   | SPACING      | NET_TYPE               |
|---------------------------|------------|--------------|------------------------|
| S2_MEM_CLK                | S2_MEM_85D | S2_MEM_CLK   | MEM_CAM_CLK_P          |
| S2_MEM_CLK                | S2_MEM_85D | S2_MEM_CLK   | MEM_CAM_CLK_N          |
| S2_MEM_CTRL               | S2_MEM_45S | S2_MEM_CTRL  | MEM_CAM_CKE            |
| S2_MEM_CTRL               | S2_MEM_45S | S2_MEM_CTRL  | MEM_CAM_CS_L           |
| S2_MEM_CTRL               | S2_MEM_45S | S2_MEM_CTRL  | MEM_CAM_ODT            |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CTRL  | MEM_CAM_CAS_L          |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CTRL  | MEM_CAM_RAS_L          |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CMD   | MEM_CAM_WE_L           |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CMD   | MEM_CAM_BA<0>          |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CMD   | MEM_CAM_BA<1>          |
| S2_MEM_CMD                | S2_MEM_45S | S2_MEM_CMD   | MEM_CAM_BA<2>          |
| S2_MEM_DQS0               | S2_MEM_85D | S2_MEM_DQS0  | MEM_CAM_DQS_P<0>       |
| S2_MEM_DQS0               | S2_MEM_85D | S2_MEM_DQS0  | MEM_CAM_DQS_N<0>       |
| S2_MEM_DQS1               | S2_MEM_85D | S2_MEM_DQS1  | MEM_CAM_DQS_P<1>       |
| S2_MEM_DQS1               | S2_MEM_85D | S2_MEM_DQS1  | MEM_CAM_DQS_N<1>       |
| S2_MEM_DATA_0             | S2_MEM_45S | S2_MEM_DATA0 | MEM_CAM_DM<0>          |
| S2_MEM_DATA_1             | S2_MEM_45S | S2_MEM_DATA1 | MEM_CAM_DM<1>          |
| S2_MEM_A                  | S2_MEM_45S | S2_MEM_CMD   | MEM_CAM_A<14..0>       |
| S2_MEM_DATA_0             | S2_MEM_45S | S2_MEM_DATA0 | MEM_CAM_DQ<7..0>       |
| S2_MEM_DATA_1             | S2_MEM_45S | S2_MEM_DATA1 | MEM_CAM_DQ<15..8>      |
| MIPI_DATA_S2              | MIPI_85D   | MIPI_DATA    | MIPI_DATA_P            |
| MIPI_DATA_S2              | MIPI_85D   | MIPI_DATA    | MIPI_DATA_N            |
| MIPI_DATA_S2              | MIPI_85D   | MIPI_DATA    | MIPI_DATA_CONN_P       |
| MIPI_DATA_S2              | MIPI_85D   | MIPI_DATA    | MIPI_DATA_CONN_N       |
| MIPI_CLK_S2               | MIPI_85D   | CLK_MIPI     | MIPI_CLK_P             |
| MIPI_CLK_S2               | MIPI_85D   | CLK_MIPI     | MIPI_CLK_N             |
| MIPI_CLK_S2               | MIPI_85D   | CLK_MIPI     | MIPI_CLK_CONN_P        |
| MIPI_CLK_S2               | MIPI_85D   | CLK_MIPI     | MIPI_CLK_CONN_N        |
|                           | S2_MEM_PWR |              | PP1V35_CAM             |
|                           | S2_MEM_PWR |              | PP0V675_CAM_VREF       |
|                           | S2_MEM_PWR |              | PP0V675_MEM_CAM_VREFCA |
|                           | S2_MEM_PWR |              | PP0V675_MEM_CAM_VREFDO |

|   |  |                      |      |
|---|--|----------------------|------|
| SYNC MASTER=CHINMAY_J41   |  | SYNC DATE=09/07/2012 |      |
| Camera Constraints  |  |                      |      |
| Apple Inc.  |  | DRAWING NUMBER       | SIZE |
|   |  | <SCH_NUM>            | D    |
|   |  | REVISION             |      |
|   |  | <E4LABEL>            |      |
|   |  | BRANCH               |      |
|   |  | <BRANCH>             |      |
| NOTICE OF PROPRIETARY PROPERTY:   |  | PAGE                 |      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: |  | 116 OF 120           |      |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE   |  | SHEET                |      |
| II NOT TO REPRODUCE OR COPY IT  |  | 70 OF 73             |      |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  |  |                      |      |
| IV ALL RIGHTS RESERVED  |  |                      |      |

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1T01_DIFFPAIR     | *     | =STANDARD             | =STANDARD          | =STANDARD          | =STANDARD           | 0.1 MM               | 0.1 MM            |
| 2T01_DIFFPAIR     | *     | =STANDARD             | 0.2 MM             | 0.1 MM             | =STANDARD           | 0.1 MM               | 0.1 MM            |

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | NET_TYPE |         |  |
|---------------------------|---------------|----------|---------|--|
|                           |               | NET_TYPE | SPACING |  |
| SMBUS_SMC_0_S0_SCL        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_0_S0_SCL 35 38 58                |
| SMBUS_SMC_0_S0_SDA        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_0_S0_SDA 35 38 58                |
| SMBUS_SMC_1_S0_SCL        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_1_S0_SCL 14 32 35 38 41 42 62 67 |
| SMBUS_SMC_1_S0_SDA        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_1_S0_SDA 14 32 35 38 41 42 62 67 |
| SMBUS_SMC_2_S3_SCL        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_2_S3_SCL 35 38 59 63             |
| SMBUS_SMC_2_S3_SDA        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_2_S3_SDA 35 38 59 63             |
| SMBUS_SMC_3_SCL           | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_3_SCL 34 35 38 42 62             |
| SMBUS_SMC_3_SDA           | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_3_SDA 34 35 38 42 62             |
| SMBUS_SMC_5_G3_SCL        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_5_G3_SCL 35 38 46 48 62          |
| SMBUS_SMC_5_G3_SDA        | SMB_450_R_50S | CHGR     |         | SMBUS_SMC_5_G3_SDA 35 38 46 48 62          |

SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | NET_TYPE |         |                    |
|---------------------------|---------------|----------|---------|--------------------|
|                           |               | NET_TYPE | SPACING |                    |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSI_P 48      |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSI_N 48      |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSI_R_P 48    |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSI_R_N 48    |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSO_P 48      |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSO_N 48      |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSO_R_P 41 48 |
| SENSE_DIFFPAIR            | 2T01_DIFFPAIR |          |         | CHGR_CSO_R_N 41 48 |

D

D

C


C

B

B

A

A

|  |  |                      |            |
|--|--|----------------------|------------|
| SYNC MASTER=CHINMAY_J41  |  | SYNC DATE=09/13/2012 |            |
| <b>SMC Constraints</b>   |  |                      |            |
|  Apple Inc.   |  | DRAWING NUMBER       | SIZE       |
|  |  | <SCH_NUM>            | D          |
|  |  | REVISION             |            |
|  |  | <E4LABEL>            |            |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED |  | BRANCH               |            |
|  |  | <BRANCH>             |            |
|  |  | PAGE                 | 117 OF 120 |
|  |  | SHEET                | 71 OF 73   |

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SENSE_1T01_45S    | *     | =1T01_DIFFPAIR        | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =1T01_DIFFPAIR       | =1T01_DIFFPAIR    |
| SENSE_1T01_P2MM   | *     | =1T01_DIFFPAIR        | 0.200 MM           | 0.100 MM           | =1T01_DIFFPAIR      | =1T01_DIFFPAIR       | =1T01_DIFFPAIR    |
| THERM_1T01_45S    | *     | =1T01_DIFFPAIR        | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =1T01_DIFFPAIR       | =1T01_DIFFPAIR    |
| SPKR_DIFFPAIR     | *     | =1T01_DIFFPAIR        | 0.300 MM           | 0.100 MM           | =1T01_DIFFPAIR      | =1T01_DIFFPAIR       | =1T01_DIFFPAIR    |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SENSE            | *     | =2:1_SPACING         | ?      |
| THERM            | *     | =2:1_SPACING         | ?      |
| AUDIO            | *     | =2:1_SPACING         | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CPU_COMP          | GND               | *         | GND_P2MM         |
| CPU_VCCSENSE      | GND               | *         | GND_P2MM         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND              | *     | =STANDARD            | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND               | CLK_PCIE          | *         | GND_P2MM         |
| GND               | PCIE*             | *         | GND_P2MM         |
| GND               | SATA*             | *         | GND_P2MM         |
| GND               | USB*              | *         | GND_P2MM         |
| GND               | LVDS*             | *         | GND_P2MM         |
| SR_POWER          | CLK_PCIE          | *         | PWR_P2MM         |
| SR_POWER          | SATA*             | *         | PWR_P2MM         |
| SR_POWER          | SATA*             | *         | PWR_P2MM         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND_P2MM         | *     | 0.20 MM              | 10000  |
| PWR_P2MM         | *     | 0.20 MM              | 10000  |

J11/J13 Specific Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE        |          |                     |
|---------------------------|-----------------|----------|---------------------|
|                           | PHYSICAL        | SPACING  |                     |
| SENSE DIFFPAIR            | THERM 1T01_45S  | THERM    | INLET THMSNS D1 P   |
|                           | THERM 1T01_45S  | THERM    | INLET THMSNS D1 N   |
| SENSE DIFFPAIR            | THERM 1T01_45S  | THERM    | TBTTHMSNS D2 R P    |
|                           | THERM 1T01_45S  | THERM    | TBTTHMSNS D2 R N    |
| SENSE DIFFPAIR            | THERM 1T01_45S  | THERM    | TBTTHMSNS D2 P      |
|                           | THERM 1T01_45S  | THERM    | TBTTHMSNS D2 N      |
| SENSE DIFFPAIR            | THERM 1T01_45S  | THERM    | TBT MLBBOT THMSNS P |
|                           | THERM 1T01_45S  | THERM    | TBT MLBBOT THMSNS N |
| SENSE DIFFPAIR            | THERM 1T01_45S  | THERM    | MLBBOT THMSNS D3 P  |
|                           | THERM 1T01_45S  | THERM    | MLBBOT THMSNS D3 N  |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | TBDTHMSNS D2 P      |
|                           | SENSE 1T01_45S  | SENSE    | TBDTHMSNS D2 N      |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | CPUTHMSNS D2 P      |
|                           | SENSE 1T01_45S  | SENSE    | CPUTHMSNS D2 N      |
| SENSE DIFFPAIR            | SENSE 1T01_P2MM | SENSE    | CPUVCCIO50 CS N     |
|                           | SENSE 1T01_P2MM | SENSE    | CPUVCCIO50 CS P     |
| SENSE DIFFPAIR            | SENSE 1T01_P2MM | SENSE    | CPUIVR ISNS1 P      |
|                           | SENSE 1T01_P2MM | SENSE    | CPUIVR ISNS1 N      |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | CPUIVR ISNS2 P      |
|                           | SENSE 1T01_45S  | SENSE    | CPUIVR ISNS2 N      |
| SENSE DIFFPAIR            | SENSE 1T01_P2MM | SENSE    | CPUIVR ISNS1 P R    |
|                           | SENSE 1T01_P2MM | SENSE    | CPUIVR ISNS1 N R    |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | CPUIVR ISUM R P     |
|                           | SENSE 1T01_45S  | SENSE    | CPUIVR ISUM R N     |
| SENSE DIFFPAIR            | SENSE 1T01_P2MM | SENSE    | ISNS CPUDDR P       |
|                           | SENSE 1T01_P2MM | SENSE    | ISNS CPUDDR N       |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS P3V3S5 N       |
|                           | SENSE 1T01_45S  | SENSE    | ISNS P3V3S5 P       |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS 3V3_S0 P       |
|                           | SENSE 1T01_45S  | SENSE    | ISNS 3V3_S0 N       |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS CAMERA P       |
|                           | SENSE 1T01_45S  | SENSE    | ISNS CAMERA N       |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS P3V3_S0 N      |
|                           | SENSE 1T01_45S  | SENSE    | ISNS P3V3_S0 P      |
| SENSE DIFFPAIR            | SENSE 1T01_P2MM | SENSE    | ISNS 1V05_S0 P      |
|                           | SENSE 1T01_P2MM | SENSE    | ISNS 1V05_S0 N      |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS BMON_GAIN P    |
|                           | SENSE 1T01_45S  | SENSE    | ISNS BMON_GAIN N    |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS HS_COMPUTING N |
|                           | SENSE 1T01_45S  | SENSE    | ISNS HS_COMPUTING P |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS HS_OTHER N     |
|                           | SENSE 1T01_45S  | SENSE    | ISNS HS_OTHER P     |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS 1V2_S3 N       |
|                           | SENSE 1T01_45S  | SENSE    | ISNS 1V2_S3 P       |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS AIRPORT N      |
|                           | SENSE 1T01_45S  | SENSE    | ISNS AIRPORT P      |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS SSD N          |
|                           | SENSE 1T01_45S  | SENSE    | ISNS SSD P          |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS LCDBKLT N      |
|                           | SENSE 1T01_45S  | SENSE    | ISNS LCDBKLT P      |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS PANEL N        |
|                           | SENSE 1T01_45S  | SENSE    | ISNS PANEL P        |
| SENSE DIFFPAIR            | SENSE 1T01_45S  | SENSE    | ISNS HS_GAIN N      |
|                           | SENSE 1T01_45S  | SENSE    | ISNS HS_GAIN P      |
| AUD DIFF                  | 1T01 DIFFPAIR   | AUDIO    | SPKRAMP INR P       |
| AUD DIFF                  | 1T01 DIFFPAIR   | AUDIO    | SPKRAMP INR N       |
| SPKR OUT                  | 1T01 DIFFPAIR   | AUDIO    | MAX98300 R P        |
|                           | 1T01 DIFFPAIR   | AUDIO    | MAX98300 R N        |
| SPKR OUT                  | SENSE DIFFPAIR  | AUDIO    | SPKRAMP ROUT P      |
|                           | SENSE DIFFPAIR  | AUDIO    | SPKRAMP ROUT N      |
| SR_POWER                  | SR_POWER        | SR_POWER | PP3V3_S5            |
|                           | SR_POWER        | SR_POWER | PP3V3_S0            |
|                           |                 | GND      | GND                 |

SYNC MASTER=143\_MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 118 OF 120  
 SHEET: 72 OF 73



Change List:

```

<rdar://component/508389> J41 HW EE Schematic | Proto 0
<rdar://component/512995> J41 HW EE Schematic | Pre Proto 1
<rdar://component/508412> J41 HW EE Schematic | Proto 1
<rdar://component/508413> J41 HW EE Schematic | EVT
<rdar://component/508414> J41 HW EE Schematic | DVT

```

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>  
 Schematic Design Wiki - [https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)

MobileMac HW Radar:

```

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

```

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

D

D

C


C

B

B

A

A

|   |                |                  |  |
|---|----------------|------------------|--|
| SYNC MASTER=MASTER  |                | SYNC DATE=MASTER |  |
| Reference   |                |                  |  |
|  Apple Inc.  | DRAWING NUMBER | SIZE             |  |
|   | <SCH_NUM>      | D                |  |
|   | REVISION       |                  |  |
|   | <E4LABEL>      |                  |  |
| NOTICE OF PROPRIETARY PROPERTY:<br>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:<br>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE<br>II NOT TO REPRODUCE OR COPY IT<br>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART<br>IV ALL RIGHTS RESERVED | BRANCH         | <BRANCH>         |  |
|   | PAGE           | 120 OF 120       |  |
|   | SHEET          | 73 OF 73         |  |
|   |                |                  |  |