

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# J41 MLB SCHEMATIC 6.6.0

## DVT

4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>


Page	Contents	Sync	Page	Contents	Sync
1	1 Table of Contents	MASTER	36	51 SMC Shared Support	WILL_J43
2	2 BOM Configuration	J43_MLB	37	52 SMC Project Support	J43_MLB
3	3 BOM Variants	MASTER	38	53 SMBus Connections	J43_MLB
4	4 PD Parts	MASTER	39	54 High Side Current Sensing	SID_J41
5	5 CPU GFX/NCTF/RSVD	WILL_J43	40	55 Voltage & Load Side Current Sensing	SID_J41
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43	41	56 Debug Sensors 1	SID_J41
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43	42	58 Thermal Sensors	J43_MLB
8	8 CPU/PCH POWER	J43_MLB	43	60 Fan	J43_MLB
9	9 CPU/PCH GROUNDS	J43_MLB	44	61 LPC+SPI Debug Connector	K21_MLB
10	10 CPU Decoupling	LABEL_J41	45	64 Audio: Speaker Amp	J43_MLB
11	12 PCH Decoupling	WILL_J43	46	69 Battery Connector & Hall Effect	MASTER
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43	47	70 DC-In & G3H Supply	J43_MLB
13	14 PCH PM/PCI/GFX	J43_MLB	48	71 PBus Supply & Battery Charger	J43_MLB
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	49	72 CPU VR12.6 VCC Regulator IC	J43_MLB
15	16 PCH GPIO/MISC/LPIO	WILL_J43	50	73 CPU VR12.5 VCC Power Stage	J43_MLB
16	18 CPU/PCH Merged XDP	WILL_J43	51	74 LPDDR3 Supply	J43_MLB
17	19 Chipset Support	J43_MLB1	52	75 5V S4RS3 / 3.3V S5 Power Supply	J43_MLB
18	20 Project Chipset Support	J43_MLB	53	76 1.05V S0 Power Supply	J43_MLB
19	22 DDR3 VREF MARGINING	WILL_J43	54	77 LCD/KBD Backlight Driver	J43_MLB
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER	55	78 Misc Power Supplies	J43_MLB
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER	56	80 Power FETs	J43_MLB
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER	57	81 Power Control	J43_MLB
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER	58	83 Internal DisplayPort Connector	J43_MLB
24	27 LPDDR3 DRAM Termination	J43_MLB	59	95 LIO Connector	CLEAN_J41
25	28 Thunderbolt Host (1 of 2)	WILL_J43	60	100 Power Aliases	WILL_J43
26	29 Thunderbolt Host (2 of 2)	J15_MLB	61	102 Signal Aliases	MASTER
27	30 TBT Power Support	WILL_J43	62	104 Func Test / No Test	WILL_J43
28	32 Thunderbolt Connector A	J43_MLB	63	105 Project FCT/NC/Aliases	MASTER
29	35 Wireless Connector	J43_MLB	64	110 PCB Rule Definitions	J43_MLB
30	37 SSD Connector	J43_MLB	65	111 CPU Constraints	J43_MLB
31	39 Camera 1 of 2	J43_MLB1	66	112 PCH Constraints 1	CLEAN_J41
32	40 Camera 2 of 2	J43_MLB	67	113 PCH Constraints 2	J43_MLB
33	46 External A USB3 Connector	J43_MLB	68	114 Memory Constraints	CHINMAY_J41
34	48 IPD Connector	J43_MLB	69	115 Thunderbolt Constraints	CHINMAY_J41
35	50 SMC	WILL_J43	70	116 Camera Constraints	CHINMAY_J41
			71	117 SMC Constraints	CHINMAY_J41
			72	118 Project Specific Constraints	J43_MLB
			73	120 Reference	MASTER

# ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB,J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB,J41	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE  
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	1 OF 120
		SHEET	1 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML1280: YES, CPUV0_1280: YES, DRAM_1280: YES, P1V05_1280: YES, AIRPORT_1280: YES, SSD_1280: YES, LCOBELT_1280: YES, P3V15_1280: YES, P3V30_1280: YES, OTHER_ML_1280: YES, CAM_1280: YES, CPU00R_1280: YES, PANEL_1280: YES
ISNS: PROD	CPU_ML1280: YES, CPUV0_1280: YES, DRAM_1280: YES, P1V05_1280: YES, AIRPORT_1280: NO, SSD_1280: YES, LCOBELT_1280: NO, P3V15_1280: NO, P3V30_1280: NO, OTHER_ML_1280: NO, CAM_1280: NO, CPU00R_1280: NO, PANEL_1280: NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3: HYNIX_4GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: HYNIX_4GB
DDR3: HYNIX_8GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: HYNIX_8GB
DDR3: SAMSUNG_4GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: SAMSUNG_4GB
DDR3: SAMSUNG_8GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: SAMSUNG_8GB
DDR3: ELPIDA_4GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: ELPIDA_4GB
DDR3: ELPIDA_8GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: ELPIDA_8GB
DDR3: MICRON_4GB	RAMCFG0: H, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM: BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM: PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50MHZ MCU, 9X9, 157BGA	U5000	CRITICAL	SMC: BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_MAC: BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_NUM: BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM: PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU: 1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU: 1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU: 1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epsom alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epsom crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epsom alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J43\_MLB SYNC DATE=01/17/2013

PAGE TITLE

### BOM Configuration

Apple Inc. <SCH\_NUM> D

REVISION <E4LABEL>

BRANCH <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 2 OF 120

SHEET 2 OF 73

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4118	PCBA,MLB,BEST,HY 4GB,J41:	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4274	PCBA,MLB,BEST,HY 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4275	PCBA,MLB,BEST,EL 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4276	PCBA,MLB,BEST,EL 8GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4702	PCBA,MLB,BEST,MI 4GB,J41	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
639-4434	PCBA,MLB,BETTER,HY 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4435	PCBA,MLB,BETTER,HY 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4436	PCBA,MLB,BETTER,EL 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4437	PCBA,MLB,BETTER,EL 8GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4703	PCBA,MLB,BETTER,MI 4GB,J41	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
685-0024	CMN PTS,PCBA,MLB,J41	MLB_COMMON,J41_MLB
985-0017	J41 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0062	VCORE FET,REN,J41	VCORE_FET:REN
685-0063	VCORE FET,VSHY,J41	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0062	685-0063		ALL	Reneas alt to Vishay

333S0704	333S0700		ALL	Elpida CM DRAM alt to Hynix
----------	----------	--	-----	-----------------------------

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3757	1	IC,SMC-A3 SCPL,EXT,V22.12A18,PROTO 1,J41	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0017	1	J41 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0024	1	CMN PTS,PCBA,MLB,J41	CMNPTS	CRITICAL	MLB_CMNPTS
685-0063	1	VCORE FET,VSHY,J41	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>BOM Variants</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	3 OF 120
		SHEET	3 OF 73


PD Module Parts

806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


CPU Heat Sink Mounting Bosses




Fan Boss




X21 Boss




SSD Boss




EMI I/O Pogo Pins



USB/SD Card Pogo



Can Slots



PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=MASTER	
<b>PD Parts</b>					
		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		4 OF 120		4 OF 73	

D

C

B




A

D

C

B


A



SYNC_MASTER=WILL_J43		SYNC_DATE=09/13/2012	
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		5 OF 120	
SHEET		5 OF 73	

D

D




C

C


B

B




CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).



A

A

SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 6 OF 120

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 6 OF 73



SYNC MASTER=WILL_J43		SYNC DATE=09/13/2012	
CPU DDR3/LPDDR3 Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	7 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	7 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A



CRITICAL OMIT TABLE		U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 12 OF 19 HSW ULT POWER	PPVCC S0 CPU 8 10 40 50 60 62
VCC	C36		32A Max
VCC	C40		
VCC	C44		
VCC	C48		
VCC	C52		
VCC	C56		
VCC	E23		
VCC	E25		
VCC	E27		
VCC	E29		
VCC	E31		
VCC	E33		
VCC	E35		
VCC	E37		
VCC	E39		
VCC	E41		
VCC	E43		
VCC	E45		
VCC	E47		
VCC	E49		
VCC	E51		
VCC	E53		
VCC	E55		
VCC	E57		
VCC	F24		
VCC	F28		
VCC	F32		
VCC	F36		
VCC	F40		
VCC	F44		
VCC	F48		
VCC	F52		
VCC	F56		
VCC	G23		
VCC	G25		
VCC	G27		
VCC	G29		
VCC	G31		
VCC	G33		
VCC	G35		
VCC	G37		
VCC	G39		
VCC	G41		
VCC	G43		
VCC	G45		
VCC	G47		
VCC	G49		
VCC	G51		
VCC	G53		
VCC	G55		
VCC	G57		
VCC	H23		
VCC	J23		
VCC	K23		
VCC	K57		
VCC	L22		
VCC	M23		
VCC	M57		
VCC	P57		
VCC	U57		
VCC	W57		

CRITICAL OMIT TABLE

60 56 11	PP1V05_S0SW_PCH_HSIO	K9	VCCHSIO	U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 13 OF 19	VCCSUS3	AH11	PP3V3_SUS	8 11 14 18 44 55 56 57 60 62	0.3mA Max[1]
40 36 27 17 16 15 11 8 6	PP1V05_S0	N8	VCCIO		VCCRTC	AG10	PPVOUT_S0_PCH_DCPRTC	8 11 14 18 44 55 56 57	18mA Max
14 11	PP1V05_S0SW_PCH_VCCUSB3PLL	B18	VCCUSB3PLL		VCCSPI	Y8	PP3V3_SUS	8 11 14 18 44 55 56 57	185mA Max[1]
12 11	PP1V05_S0SW_PCH_VCCSATA3PLL	B11	VCCSATA3PLL		VCCASW	AG14	PP1V05_S0	8 11 14 18 44 55 56 57	1499mA Max[1]
11	PP1V05_S0_PCH_VCCAPLL_OPI	Y20	VCCAPLL	WF: RSVD on Sawtooth Peak rev 1.0	VCCAPLL	J11	PP1V05_S0	8 11 14 18 44 55 56 57	473mA Max[1]
56 17 11	PP1V5_S0SW_AUDIO_HDA	AH14	VCCHDA		DCPSUSBY	AG19	PPVOUT_S5_PCH_DCPUSBY R	5 11 14 18 44 55 56 57	17mA Max
40 57 56 55 44 18 14	PP3V3_SUS	AC9	VCCSUS3		VCCASW	AE9	PP1V05_S0	6 8 11 15 16 17 27 36 40 49 53	3mA Max
52 29 28 25 22 20 18 14 11 8 6	PP3V3_S5	AH10	VCCDSW3_3		VCCASW	AG8	PP1V05_S0	6 8 11 15 16 17 27 36 40 49 53	1mA Max[1]
40 36 27 17 16 15 11 8 6	PP1V05_S0_PCH_VCCACKPLL	A20	VCCACKPLL		VCCIO	AG16	PP1V05_S0	6 8 11 15 16 17 27 36 40 49 53	213mA Max[1]
40 36 27 17 16 15 11 8 6	PP1V05_S0	J17	VCCCLK		VCCIO	AG17	PP1V05_S0	6 8 11 15 16 17 27 36 40 49 53	
40 36 27 17 16 15 11 8 6	PP3V3_SUS	AE20	VCCSUS3		VCCIO	AG17	PP1V05_S0	6 8 11 15 16 17 27 36 40 49 53	

SYNC MASTER=J43 MLB SYNC DATE=10/02/2012


**CPU/PCH POWER**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 8 OF 120  
 SHEET: 8 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED






PAGE TITLE		DRAWING NUMBER		SIZE	
CPU/PCH GROUNDS		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 73	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

SYNC\_MASTER=J43\_MLB SYNC\_DATE=10/02/2012

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
 Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8 PPVCC\_S0\_CPU



### CPU VDDQ DECOUPLING


Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
 Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40 PPVMEMIO\_S0\_CPU




DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		10 OF 120
SHEET		10 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	12 OF 120
		SHEET	11 OF 73



CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 5 OF 19

RTCX1	AW5	INTRUDER*
RTCX2	AY5	INTVRMEN
	AU6	SRTCST*
	AV7	RTCST*
	AV6	
	AU7	
	AW8	HDA_BCLK/I2S0_SCLK
	AV11	HDA_SYNC/I2S0_SFRM (IPD-PLTRST#)
	AU8	HDA_RST*/I2S_MCLK
	AY10	HDA_SDI0/I2S0_RXD
	AU12	HDA_SDI1/I2S1_RXD (IPD)
	AU11	HDA_SDO/I2S0_TXD (IPD-PLTRST#)
	AM10	HDA_DOCK_EN*/I2S1_TXD
	AV10	HDA_DOCK_RST*/I2S1_SFRM
	AY8	I2S1_SCLK
	AU6	PCH_TRST*
	AE62	PCH_TCK (IPD)
	AD61	PCH_TDI (IPU)
	AE61	PCH_TDO
	AD62	PCH_TMS (IPU)
	AL11	RSVD
	NC	RSVD
	AC4	RSVD
	AE63	JTAGX
	NC	RSVD
	AV2	RSVD

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 6 OF 19

XTAL24_IN	A25	PCH_CLK24M XTALIN
XTAL24_OUT	B25	PCH_CLK24M XTALOUT
	RSVD	RSVD
	K21	RSVD
	M21	RSVD
	C26	PCH DIFFCLK BIASREF
	C35	PCH TESTLOW C35
	C34	PCH TESTLOW C34
	AK8	PCH TESTLOW AK8
	AL8	PCH TESTLOW AL8
	AN15	LPC CLK24M SMC R
	AP15	LPC CLK24M LPCPLUS R
	B35	TP ITPXDP CLK100MN
	A35	TP ITPXDP CLK100MP

PCIe Port assignments: SATA Port assignments:

J5	PCIE SSD D2R N<3>	30 62 65	SSD Lane 3	Primary HDD/SSD
H5	PCIE SSD D2R P<3>	30 62 65		
B15	PCIE SSD R2D C N<3>	30 65		
A15	PCIE SSD R2D C P<3>	30 65		
J8	PCIE SSD D2R N<2>	30 62 65	SSD Lane 2	Reserved: ODD
H8	PCIE SSD D2R P<2>	30 62 65		
A17	PCIE SSD R2D C N<2>	30 65		
B17	PCIE SSD R2D C P<2>	30 65		
J6	PCIE SSD D2R N<1>	30 62 65	SSD Lane 1	Unused
H6	PCIE SSD D2R P<1>	30 62 65		
B14	PCIE SSD R2D C N<1>	30 65		
C15	PCIE SSD R2D C P<1>	30 65		
F5	PCIE SSD D2R N<0>	30 62 65	SSD Lane 0	Secondary HDD/SSD
E5	PCIE SSD D2R P<0>	30 62 65		
C17	PCIE SSD R2D C N<0>	30 65		
D17	PCIE SSD R2D C P<0>	30 65		

PP3V3 S0

R1375	100K	1	2	PCH SATALED L	12
R1340	100K	1	2	ENETSD CLKREO L	12
R1341	100K	1	2	CAMERA CLKREO L	12 31
R1342	100K	1	2	AP CLKREO L	12 29
R1343	100K	1	2	FW CLKREO L	12
R1344	100K	1	2	TBT CLKREO L	12 27
R1345	100K	1	2	SSD CLKREO L	12 30

SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 13 OF 120

SHEET: 12 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IIII NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SLP\_S0# Isolation



SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2 BGA-TSP  
SYM 8 OF 19

Pin	Signal	Pin	Signal
AK2	SUSACK* (IPU)	AW7	PCH_DSWVRMEN
AC3	SYS_RESET*	AV5	PM_DSW_PWRGD
AG2	SYS_PWROK	AJ5	PCIE_WAKE_L
AY7	PCH_PWROK	V5	PM_CLKRUN_L
AB5	APWROK	AG4	LPC_PWRDWN_L
AG7	PLTRST*	AE6	PM_CLK32K_SUSCLK_R
AW6	RSMRST*	AP5	PM_SLP_S5_L
AV4	SUSWARN*/SUSPWRDNACK/GPIO30	AJ6	PM_SLP_S4_L
AL7	PWRBTN* (IPU)	AT4	PM_SLP_S3_L
AJ8	ACPRESENT*/GPIO31 (IPD-DeepSx)	AL5	TP_PM_SLP_A_L
AN4	BATLOW*/GPIO72	AP4	PM_SLP_SUS_L
AF2	SLP_S0*	AJ7	TP_PCH_SLP_LAN_L
AM5	SLP_WLAN*/GPIO29		

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2 BGA-TSP  
SYM 9 OF 19

Pin	Signal	Pin	Signal
B8	EDP_BKLT_PWM	B9	DP_TBTSNK0_DDC_CLK
A9	EDP_BKLT_EN	C9	DP_TBTSNK0_DDC_DATA
C6	EDP_PANEL_PWR	D9	DP_TBTSNK1_DDC_CLK
U6	TBT_EN_CIO_PWR_L	D11	DP_TBTSNK1_DDC_DATA
P4	SMC_RUNTIME_SCI_L	C5	DP_TBTSNK0_AUXCH_C_N
N4	AUD_IP_PERIPHERAL_DET	B6	DP_TBTSNK1_AUXCH_C_N
N2	AUD_I2C_INT_L	B5	DP_TBTSNK0_AUXCH_C_P
AD4	NC_PCI_PME_L	A6	DP_TBTSNK1_AUXCH_C_P
U7	ODD_PWR_EN_L	C8	DP_TBTSNK0_HPD
L1	DP_AUXCH_ISOL_L	A8	DP_TBTSNK1_HPD
L3	ENET_LOW_PWR	D6	DP_INT_HPD
R5	AUD_PWR_EN		
L4	AUD_IPHS_SWITCH_EN		

PP3V3 S5	8, 11, 15, 16, 17, 18, 28, 29, 40, 52, 55		
PP3V3 S0	8, 11, 12, 13, 15, 17, 18, 27, 30, 34, 36, 37, 38, 39, 40, 41, 42, 43, 54, 57, 59		
R1405 1K	1	2	5% 1/20W MF 201 13 16 35
R1410 10K	1	2	5% 1/20W MF 201 13 16 35
R1452 10K	1	2	5% 1/20W MF 201 13 29 31 62
R1455 10K	1	2	5% 1/20W MF 201 13 35 44 62
R1460 100K	1	2	5% 1/20W MF 201 13 35 57
R1461 100K	1	2	5% 1/20W MF 201 13 18 29 34 35 57
R1462 100K	1	2	5% 1/20W MF 201 13 17 18 35 57
R1463 100K	1	2	5% 1/20W MF 201 13 18 35
R1464 100K	1	2	5% 1/20W MF 201 13 40 57
R1430 100K	1	2	5% 1/20W MF 201 13 54
R1431 100K	1	2	5% 1/20W MF 201 13 58
R1440 100K	1	2	5% 1/20W MF 201 13 25 27
R1441 10K	1	2	5% 1/20W MF 201 13 35
R1442 100K	1	2	5% 1/20W MF 201 13 62
R1443 100K	1	2	5% 1/20W MF 201 13 62
R1445 100K	1	2	5% 1/20W MF 201 13 62
R1446 100K	1	2	5% 1/20W MF 201 13 28
R1447 100K	1	2	5% 1/20W MF 201 13 62
R1448 100K	1	2	5% 1/20W MF 201 13 57 59 63
R1449 100K	1	2	5% 1/20W MF 201 13 62


SYNC\_MASTER=J43\_MLB SYNC\_DATE=02/20/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 14 OF 120  
SHEET: 13 OF 73



PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3

AirPort

Reserved: FireWire

SD Card Reader  
(& Ethernet if combo)

Camera

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 11 OF 19

PERN5\_L0 F10  
PERP5\_L0 E10  
PETN5\_L0 C23  
PETP5\_L0 C22

PERN5\_L1 F8  
PERP5\_L1 E8  
PETN5\_L1 B23  
PETP5\_L1 A23

PERN5\_L2 H10  
PERP5\_L2 G10  
PETN5\_L2 B21  
PETP5\_L2 C21

PERN5\_L3 E6  
PERP5\_L3 F6  
PETN5\_L3 B22  
PETP5\_L3 A21

PERN3 G11  
PERP3 F11  
PETN3 C29  
PETP3 B30

PERN4 F13  
PERP4 G13  
PETN4 B29  
PETP4 A29

PERN1/USB3RN2 G17  
PERP1/USB3RP2 F17  
PETN1/USB3TN2 C30  
PETP1/USB3TP2 C31

PERN2/USB3RN3 F15  
PERP2/USB3RP3 G15  
PETN2/USB3TN3 B31  
PETP2/USB3TP3 A31

RSVD NCX E15  
RSVD NCX E13  
PCIE\_RCOMP A27  
PCIE\_IREF B27

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)

USB3 Port Assignments:

Ext A (SS)

Ext B (SS)

CRITICAL OMIT\_TABLE

U0500 HASWELL-ULT  
2C+GT2  
BGA-TSP  
SYM 7 OF 19


SMBALERT\*/GPIO11 AN2  
SMBCLK AP2  
SMBDATA AH1

SML0ALERT\*/GPIO60 AL2  
SML0CLK AN1  
SML0DATA AK1

SML1ALERT\*/PCHHOT\*/GPIO73 AU4  
SML1CLK\_GPIO75 AU3  
SML1DATA\_GPIO74 AH3

(IPU/IPD) CL\_CLK AF2  
(IPU/IPD) CL\_DATA AD2  
CL\_RST\* AF4

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=WILL\_J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

DRAWING NUMBER: <SCH\_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 15 OF 120

SHEET: 14 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



**CRITICAL OMIT TABLE**

Pin	Function	Notes
GPIO108	LAN_PHY_PWR_CTRL/GPIO12	
GPIO105	(IPD-RSMRST#)	
GPIO106		
GPIO107		
GPIO104		
GPIO102		
GPIO1026		
GPIO1056		
GPIO1057		
GPIO1058		
GPIO1059		
GPIO1044		
GPIO1047		
GPIO1048		
GPIO1049		
GPIO1050		
GPIO103	HSIOPC/GPIO71	
GPIO1014		
GPIO1025		
GPIO1045		
GPIO1046		
GPIO109		
GPIO10		
GPIO10	DEVSLP0*/GPIO33	
GPIO10	SDIO_POWER_EN/GPIO70	
GPIO10	DEVSLP1*/GPIO38	
GPIO10	DEVSLP2*/GPIO39	
GPIO10	SPKR/GPIO81 (IPD-PLTRST#)	

Pull-up/down on chipset support page (depends on TBT controller)  
 Cactus Ridge: Alias to TBT\_CIO\_PLUGIN\_EVENT, requires pull-down.  
 Redwood Ridge: Alias to TBT\_CIO\_PLUGIN\_EVENT\_L, requires pull-up (S0).

Pull-up on TBT page  
 Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card

SYNC MASTER=WILL J43		SYNC DATE=01/14/2013	
<b>PCH GPIO/MISC/LPIO</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		16 OF 120	
SHEET		15 OF 73	

Extra BPM Testpoints

- 65 62 XDP BPM L<2> TP1802
- 65 62 XDP BPM L<3> TP1803
- 65 62 XDP BPM L<4> TP1804
- 65 62 XDP BPM L<5> TP1805
- 65 62 XDP BPM L<6> TP1806
- 65 62 XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

D

D

C

C

B


B

A

A



PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.



Unused & MLB\_RAMCFGx GPIOs have TPs.  
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.  
 SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.  
 JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.  
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.  
 SSD\_PCIE\*\_SEL\_L straps are connected via 1K to common net.  
 LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=WILL_J43		SYNC DATE=12/17/2012	
<b>CPU/PCH Merged XDP</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	18 OF 120
		SHEET	16 OF 73



# System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

**PP3V42 G3H**  
Coin-Cell: VBAT (300-ohm & 10uF RC)  
No Coin-Cell: 3.42V G3Hot


**PP3V3 S5**  
Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power **PP3V3 S5RS3RS0 SYSCLKGEN**  
Must be powered if any VDDIO is powered.


CAM XTAL Power **PP1V2 CAM XTALPCIEVDD**  
TBT XTAL Power **PP3V3 TBTLC**




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap



## VCCST (1.05V S0) PWRGD




## PCH PWROK Generation




PAGE TITLE		SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
<b>Chipset Support</b>					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		PAGE	
		19 OF 120		17 OF 73	


### Platform Reset Connections




### GreenCLK 25MHz Power



### DDC Pull-Ups




### Thunderbolt Pull-up/downs




### Power State Debug LEDs

(For development only)




### RAM Configuration Straps

Pull-downs for chip-down RAM systems



### LPDDR3 Alias Support



SYNC MASTER=J43 MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 120

SHEET: 18 OF 73

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDAC\_SCL  
 - =I2C\_VREFDAC\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

# CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

# DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



# VRef Dividers

Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margining target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (= sourced)	+82uA - -82uA (= sourced)	+21uA - -21uA (= sourced)	+25uA - -25uA (= sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=WILL\_J43 SYNC DATE=02/04/2013


**DDR3 VREF MARGINING**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 120  
 SHEET: 19 OF 73


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# LPDDR3 CHANNEL A (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE <b>LPDDR3 DRAM Channel A (0-31)</b>			
DRAWING NUMBER Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 23 OF 120		SHEET 20 OF 73	

# LPDDR3 CHANNEL A (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 24 OF 120		SHEET 21 OF 73	

# LPDDR3 CHANNEL B (0-31)





SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 25 OF 120		SHEET 22 OF 73	

# LPDDR3 CHANNEL B (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 26 OF 120		SHEET 23 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE D
	REVISION	<E4LABEL>	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 27 OF 120
			SHEET 24 OF 73





SYNC MASTER=WILL J43 SYNC DATE=01/29/2013


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 28 OF 120  
 SHEET: 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



62 60 27 PP1V05 TBTLIC  
 ??? mW (Single Port)  
 250 mW (Dual Port)  
 EDP: 1600 mA

PP1V05 TBTCIO 27 60 62  
 ??? mW (Single-Port)  
 2700 mW (Dual-Port)  
 EDP: 1100 mA

PP3V3 TBTCIO 15 17 25 27 60 62  
 ??? mW (Single-Port)  
 250 mW (Dual-Port)  
 EDP: 50 mA

PP3V3 S4 TBTPAPWR 25 27 28 60  
 EDP: 10 mA

CRITICAL  
 OMIT\_TABLE  
 U2800  
 CACTUSRIDGE44  
 FCBGA  
 (SYM 2 OF 2)

VCC

GND

SYNC MASTER=J15 MLB		SYNC DATE=07/16/2012	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)  
 Power consumption figures from CR DG v0.57, IBL doc #472455.


# Page Notes

Power aliases required by this page:  
 - =PPVIN\_SW\_TBTBST (8-13V Boost Input)  
 - =PP15V\_TBT\_REG (15V Boost Output)  
 - =PP3V3\_TBT\_P3V3TBTFTET (3.3V FET Input)  
 - =PP3V3\_TBT\_FET (3.3V FET Output)  
 - =PP3V3\_S0\_TBTTPWRCTL  
 - =PP1V05\_TBT\_P1V05TBTFTET (1.05V FET Input)  
 - =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:  
 - =TBT\_CLKREQ\_L  
 - =TBT\_RESET\_L

BOM options provided by this page:  
 (NONE)


## TBT 15V Boost Regulator




## Supervisor & CLKREQ# Isolation




## TBT "POC" Power-up Reset




## 3.3V TBT "LC" Switch



## 1.05V TBT "LC" Switch



## 1.05V TBT "CIO" Switch



Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ
@ 1.05V	10.4 mOhm Max

SYNC MASTER=WILL\_J43 SYNC DATE=12/17/2012

**TBT Power Support**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 30 OF 120  
 SHEET: 27 OF 73

### 3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V


Nominal Min Max  
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



### Thunderbolt Connector A



SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
<b>Thunderbolt Connector A</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
<E4LABEL>		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	28 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



3.3V WLAN Switch


Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

Supervisor & CLKREQ# Isolation  
Delay = 130 ms +/- 20%


PCIe Wake Muxing

BLUETOOTH


SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
<b>SSD Connector</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	37 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=01/09/2013	
<b>Camera 1 of 2</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	39 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



D  
C  
B  
A

D  
C  
B  
A

### CAMERA SENSOR




PAGE TITLE		SYNC DATE=09/14/2012	
Camera 2 of 2		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		40 OF 120	
		SHEET	
		32 OF 73	




Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux




SIGNAL\_MODEL=MOJO\_MUX\_SMSC

SEL	OUTPUT
L	SMC (M)
H	USB (D)




APN: 514-0819

SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector

CRITICAL  
518S0884  
J4800  
TF13BS-20S-0.4SH  
F-RT-SM-1



SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
<b>IPD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




NOTE:  
 SMS Interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
 Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
<b>SMC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
<E4LABEL>		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	50 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### SMC Reset "Button", Supervisor & AVREF Supply




MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

### Debug Power "Buttons"




### SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



### SMC12 PECl Support



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
<b>SMC Shared Support</b>			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	51 OF 120	
	SHEET	36 OF 73	

D

D

C

C

B

B

A

A

```


39 37 35 SMC HS COMPUTING ISENSE SMC_HS COMPUTING ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC PBUS VSENSE == SMC_PBUS VSENSE 35 37 40
MAKE_BASE=TRUE
39 37 35 SMC BMON ISENSE == SMC_BMON ISENSE 35 37 39
MAKE_BASE=TRUE
39 37 35 SMC DCIN ISENSE == SMC_DCIN ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC DCIN VSENSE == SMC_DCIN VSENSE 35 37 40
MAKE_BASE=TRUE
41 37 35 SMC BMON DISCRETE ISENSE SMC_BMON DISCRETE ISENSE 35 37 41
MAKE_BASE=TRUE
40 37 35 SMC CPU ISENSE == SMC_CPU ISENSE 35 37 40
MAKE_BASE=TRUE
39 37 35 SMC OTHER HI ISENSE == SMC_OTHER HI ISENSE 35 37 39
MAKE_BASE=TRUE
41 37 35 SMC PANEL ISENSE == SMC_PANEL ISENSE 35 37 41
MAKE_BASE=TRUE
39 37 35 SMC IV2S3 ISENSE == SMC_IV2S3 ISENSE 35 37 39
MAKE_BASE=TRUE
39 37 35 SMC LCDBKLT ISENSE == SMC_LCDBKLT ISENSE 35 37 39
MAKE_BASE=TRUE
40 37 35 SMC P3V3S5 ISENSE == SMC_P3V3S5 ISENSE 35 37 40
MAKE_BASE=TRUE
39 37 35 SMC WLAN ISENSE == SMC_WLAN ISENSE 35 37 39
MAKE_BASE=TRUE
39 37 35 SMC SSD ISENSE == SMC_SSD ISENSE 35 37 39
MAKE_BASE=TRUE
39 37 35 SMC P3V3S0 ISENSE == SMC_P3V3S0 ISENSE 35 37 39
MAKE_BASE=TRUE
39 37 35 SMC CAMERA ISENSE == SMC_CAMERA ISENSE 35 37 39
MAKE_BASE=TRUE
NC SMC_ADC16 35 63 SD alias on page 103
40 37 35 SMC P1V05S0 VSENSE == SMC_P1V05S0 VSENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC CPUDDR ISENSE == SMC_CPUDDR ISENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC P1V05S0 ISENSE == SMC_P1V05S0 ISENSE 35 37 40
MAKE_BASE=TRUE
40 37 35 SMC CPU VSENSE == SMC_CPU VSENSE 35 37 40
MAKE_BASE=TRUE
41 37 35 SMC CPUVR ADJUST ISENSE SMC_CPUVR ADJUST ISENSE 35 37 41
MAKE_BASE=TRUE
41 37 35 SMC CPU IMON ISENSE == SMC_CPU IMON ISENSE 35 37 41
MAKE_BASE=TRUE
62 39 37 36 29 PP3V3 WLAN == PP3V3 WLAN 29 35 36 37 39 62
MAKE_BASE=TRUE

```





```

56 40 37 35 SMC SENSOR PWR EN == SMC_SENSOR PWR EN 35 37 40 56
MAKE_BASE=TRUE
37 35 29 SMC WIFI PWR EN == SMC_WIFI PWR EN 29 35 37
MAKE_BASE=TRUE
37 35 TP SMC 5VSW PWR EN == TP_SMC 5VSW PWR EN 35 37
MAKE_BASE=TRUE


```



### Top-Block Swap



SYNC_MASTER=J43_MLB		SYNC_DATE=02/20/2013	
<b>SMC Project Support</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	52 OF 120
		SHEET	37 OF 73



(\* = Multiple options)

	J43	J41
Internal DP	Samsung LGD	Samsung LGD ADO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y * Y *	
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N * N *	
DVR - (Write: 0x4E Read: 0x4F)	Y Y Y Y N	

SYNC MASTER=J43 MLB SYNC DATE=09/28/2012


**SMBus Connections**

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	53 OF 120
SHEET	38 OF 73


ICOR : COMPUTING High Side Current Sense




IOOR : OTHER High Side Current Sense




IROC : 3.3V S0 FET Current Sense




IS2C : 3.3V Camera Current Sense



CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense




Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO


IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)




IAPC :AirPort Current Sense



ISDC : SSD Current Sense



IBLC : LCD Backlight Driver Input Current Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=SID J41 SYNC DATE=02/26/2013


High Side Current Sensing

Apple Inc.


DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 54 OF 120  
 SHEET: 39 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C :3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Apple Inc. <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 55 OF 120  
 SHEET: 40 OF 73




### ICS3 : Adjustable Gain CPU VR Current

### Sense Pins gain stage for U5800 (EMC1704)




### ILDC :LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


### VR IMON Current Sense Filter



### Discrete High side Current threshold



### BMON : Discrete BMON Current Sense / Filter




Vref = 0.406mV Vth = 0.442 = 1A from Battery  
 Vt1 = 0.290mv = 0.687A from battery  
 Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID_J41		SYNC DATE=02/26/2013	
Debug Sensors 1			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	56 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


# CPU Proximity, Inlet ,DDR and BMON THR Sensor



## TBT,MLB Bottom Proximity Sensors




## TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73

# FAN CONNECTOR



SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
PAGE TITLE			
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		<SCH_NUM>	D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		60 OF 120	
SHEET		43 OF 73	

D

D

C


C

B


B

A


A



LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1


### SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

### Right Speaker Connector



D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
<b>Audio: Speaker Amp</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 120
		SHEET	45 OF 73

# Hall Effect Sensor




# 11"-Specific Battery Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE Battery Connector & Hall Effect			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 69 OF 120		SHEET 46 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


MLB to LIO Power Cable Connector

CRITICAL  
J7000  
WTB-PWR-M82  
M-RT-SM




Input impedance of 68K meets sparkiterture requirements for detection of B121 (16.5V)

CRITICAL  
Q7010  
SI5419DU  
POWERPAK



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator



Vout = 3.425V  
300mA Max Output  
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE			
DC-In & G3H Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	47 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J43 MLB		SYNC DATE=09/14/2012	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J43 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
<b>LPDDR3 Supply</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	74 OF 120
		SHEET	51 OF 73




SKIPSEL Strap  
 VREF2 | Auto Skip (Higher Efficiency)  
 VREG3 | OOA Auto Skip (Lower Efficiency)

F=400KHZ  
 Vout = 5.0V  
 7.2A MAX OUTPUT


Vout = 3.3V  
 6.5A MAX OUTPUT  
 F=400KHZ

SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	75 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# 1.05V S0 Regulator



SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 120		53 OF 73	



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

\*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector


SYNC MASTER=J43 MLB		SYNC DATE=09/13/2012	
<b>LCD/KBD Backlight Driver</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 120
		SHEET	54 OF 73

### 1.8V S3 REGULATOR




### 1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



### 1.5V S0 LDO




SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
<b>Misc Power Supplies</b>			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	78 OF 120
		SHEET	55 OF 73


### 1.5V S0 Audio Switch

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e

### 3.3V SUS Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ
R(on) @ 1.8V	21.8 mOhm Max
Current	2A Max




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max


### 1.05V PCH HSIO Switch

### 3.3V S4 Switch


### 3.3V SSD Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ
R(on) @ 25C	8.5 mOhm Max
Current	5.3A Max



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ
R(on) @ 4V Vgs	TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

### 3.3V S3 Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max


### 3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

### 5V S0 Switch


### 3.3V Sensor Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
R(on)	17 mOhm Max
Current	2.5A



SYNC MASTER=J43 MLB SYNC DATE=10/04/2012

**Power FETs**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 120	SHEET	56 OF 73




S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_S2_ENABLE	SMC_S4_WAKE_SRC_EN	PM_STS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S30nAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S30n)	1	0	0	0	0	0	0


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect



CHGR VFRQ Generation




S0 Rail PGOOD Circuitry (ISL version used for development)



Thresholds:  
 VDD: 2.734V-3.010V  
 V2MON: 2.815V-3.099V  
 V3MON: 0.572V-0.630V  
 V4MON: 0.572V-0.630V

SUS Enables




SYNC MASTER=J43 MLB SYNC DATE=09/16/2012

**Power Control**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 81 OF 120  
 SHEET: 57 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




LCD Connector  
Internal DP Connector: 518S0829

CRITICAL  
J8300  
20525-130E-01  
P-RT-SM

LED Backlight I/F  
↑  
↓  
DisplayPort I/F

SYNC MASTER=J43 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
<b>LIO Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	95 OF 120
		SHEET	59 OF 73



8

7

6

5

4

3

2

1

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

MAKE\_BASE

```

7 =MEM A A<5> == TRUE MEM A CAA<0> 20 24 68
7 =MEM A A<9> == TRUE MEM A CAA<1> 20 24 68
7 =MEM A A<6> == TRUE MEM A CAA<2> 20 24 68
7 =MEM A A<8> == TRUE MEM A CAA<3> 20 24 68
7 =MEM A A<7> == TRUE MEM A CAA<4> 20 24 68
7 =MEM A BA<2> == TRUE MEM A CAA<5> 20 24 68
68 61 24 20 7 =MEM A CAA<6> == TRUE MEM A CAA<6> 7 20 24 61 68
7 =MEM A A<11> == TRUE MEM A CAA<7> 20 24 68
7 =MEM A A<15> == TRUE MEM A CAA<8> 20 24 68
7 =MEM A A<14> == TRUE MEM A CAA<9> 20 24 68
7 =MEM A A<13> == TRUE MEM A CAB<0> 21 24 68
7 =MEM A CAS L == TRUE MEM A CAB<1> 21 24 68
7 =MEM A WE L == TRUE MEM A CAB<2> 21 24 68
7 =MEM A RAS L == TRUE MEM A CAB<3> 21 24 68
7 =MEM A BA<0> == TRUE MEM A CAB<4> 21 24 68
7 =MEM A A<2> == TRUE MEM A CAB<5> 21 24 68
68 61 24 21 7 =MEM A CAB<6> == TRUE MEM A CAB<6> 7 21 24 61 68
7 =MEM A A<10> == TRUE MEM A CAB<7> 21 24 68
7 =MEM A A<1> == TRUE MEM A CAB<8> 21 24 68
7 =MEM A A<0> == TRUE MEM A CAB<9> 21 24 68
68 61 24 21 20 7 =MEM A ODT<0> == TRUE MEM A ODT<0> 7 20 21 24 61 68
61 7 TP LPDDR3 RSVD1 == TRUE TP LPDDR3 RSVD1 7 61
61 7 TP LPDDR3 RSVD2 == TRUE TP LPDDR3 RSVD2 7 61
7 =MEM B A<5> == TRUE MEM B CAA<0> 22 24 68
7 =MEM B A<9> == TRUE MEM B CAA<1> 22 24 68
7 =MEM B A<6> == TRUE MEM B CAA<2> 22 24 68
7 =MEM B A<8> == TRUE MEM B CAA<3> 22 24 68
7 =MEM B A<7> == TRUE MEM B CAA<4> 22 24 68
7 =MEM B BA<2> == TRUE MEM B CAA<5> 22 24 68
68 61 24 22 7 =MEM B CAA<6> == TRUE MEM B CAA<6> 7 22 24 61 68
7 =MEM B A<11> == TRUE MEM B CAA<7> 22 24 68
7 =MEM B A<15> == TRUE MEM B CAA<8> 22 24 68
7 =MEM B A<14> == TRUE MEM B CAA<9> 22 24 68
7 =MEM B A<13> == TRUE MEM B CAB<0> 23 24 68
7 =MEM B CAS L == TRUE MEM B CAB<1> 23 24 68
7 =MEM B WE L == TRUE MEM B CAB<2> 23 24 68
7 =MEM B RAS L == TRUE MEM B CAB<3> 23 24 68
7 =MEM B BA<0> == TRUE MEM B CAB<4> 23 24 68
7 =MEM B A<2> == TRUE MEM B CAB<5> 23 24 68
68 61 24 23 7 =MEM B CAB<6> == TRUE MEM B CAB<6> 7 23 24 61 68
7 =MEM B A<10> == TRUE MEM B CAB<7> 23 24 68
7 =MEM B A<1> == TRUE MEM B CAB<8> 23 24 68
7 =MEM B A<0> == TRUE MEM B CAB<9> 23 24 68
68 61 24 23 22 7 =MEM B ODT<0> == TRUE MEM B ODT<0> 7 22 23 24 61 68
61 7 TP LPDDR3 RSVD3 == TRUE TP LPDDR3 RSVD3 7 61
61 7 TP LPDDR3 RSVD4 == TRUE TP LPDDR3 RSVD4 7 61

```

MAKE\_BASE

```

20 =MEM A DO<0> == TRUE MEM A DO<9> 7 68
20 =MEM A DO<1> == TRUE MEM A DO<12> 7 68
20 =MEM A DO<2> == TRUE MEM A DO<10> 7 68
20 =MEM A DO<3> == TRUE MEM A DO<11> 7 68
20 =MEM A DO<4> == TRUE MEM A DO<8> 7 68
20 =MEM A DO<5> == TRUE MEM A DO<13> 7 68
20 =MEM A DO<6> == TRUE MEM A DO<14> 7 68
20 =MEM A DO<7> == TRUE MEM A DO<15> 7 68
20 =MEM A DO<8> == TRUE MEM A DO<0> 7 68
20 =MEM A DO<9> == TRUE MEM A DO<1> 7 68
20 =MEM A DO<10> == TRUE MEM A DO<2> 7 68
20 =MEM A DO<11> == TRUE MEM A DO<7> 7 68
20 =MEM A DO<12> == TRUE MEM A DO<4> 7 68
20 =MEM A DO<13> == TRUE MEM A DO<5> 7 68
20 =MEM A DO<14> == TRUE MEM A DO<3> 7 68
20 =MEM A DO<15> == TRUE MEM A DO<6> 7 68
20 =MEM A DO<16> == TRUE MEM A DO<29> 7 68
20 =MEM A DO<17> == TRUE MEM A DO<28> 7 68
20 =MEM A DO<18> == TRUE MEM A DO<27> 7 68
20 =MEM A DO<19> == TRUE MEM A DO<31> 7 68
20 =MEM A DO<20> == TRUE MEM A DO<24> 7 68
20 =MEM A DO<21> == TRUE MEM A DO<25> 7 68
20 =MEM A DO<22> == TRUE MEM A DO<26> 7 68
20 =MEM A DO<23> == TRUE MEM A DO<30> 7 68
20 =MEM A DO<24> == TRUE MEM A DO<18> 7 68
20 =MEM A DO<25> == TRUE MEM A DO<21> 7 68
20 =MEM A DO<26> == TRUE MEM A DO<16> 7 68
20 =MEM A DO<27> == TRUE MEM A DO<23> 7 68
20 =MEM A DO<28> == TRUE MEM A DO<20> 7 68
20 =MEM A DO<29> == TRUE MEM A DO<19> 7 68
20 =MEM A DO<30> == TRUE MEM A DO<22> 7 68
20 =MEM A DO<31> == TRUE MEM A DO<17> 7 68
21 =MEM A DO<32> == TRUE MEM A DO<41> 7 68
21 =MEM A DO<33> == TRUE MEM A DO<44> 7 68
21 =MEM A DO<34> == TRUE MEM A DO<46> 7 68
21 =MEM A DO<35> == TRUE MEM A DO<47> 7 68
21 =MEM A DO<36> == TRUE MEM A DO<40> 7 68
21 =MEM A DO<37> == TRUE MEM A DO<45> 7 68
21 =MEM A DO<38> == TRUE MEM A DO<42> 7 68
21 =MEM A DO<39> == TRUE MEM A DO<43> 7 68
21 =MEM A DO<40> == TRUE MEM A DO<36> 7 68
21 =MEM A DO<41> == TRUE MEM A DO<37> 7 68
21 =MEM A DO<42> == TRUE MEM A DO<34> 7 68
21 =MEM A DO<43> == TRUE MEM A DO<39> 7 68
21 =MEM A DO<44> == TRUE MEM A DO<32> 7 68
68 61 21 7 =MEM A DO<33> == TRUE MEM A DO<33> 7 21 61 68
21 =MEM A DO<46> == TRUE MEM A DO<35> 7 68
21 =MEM A DO<47> == TRUE MEM A DO<38> 7 68
21 =MEM A DO<48> == TRUE MEM A DO<52> 7 68
21 =MEM A DO<49> == TRUE MEM A DO<51> 7 68
21 =MEM A DO<50> == TRUE MEM A DO<48> 7 68
21 =MEM A DO<51> == TRUE MEM A DO<49> 7 68
21 =MEM A DO<52> == TRUE MEM A DO<53> 7 68
21 =MEM A DO<53> == TRUE MEM A DO<50> 7 68
21 =MEM A DO<54> == TRUE MEM A DO<54> 7 68
21 =MEM A DO<55> == TRUE MEM A DO<55> 7 68
21 =MEM A DO<56> == TRUE MEM A DO<58> 7 68
21 =MEM A DO<57> == TRUE MEM A DO<62> 7 68
21 =MEM A DO<58> == TRUE MEM A DO<60> 7 68
21 =MEM A DO<59> == TRUE MEM A DO<61> 7 68
21 =MEM A DO<60> == TRUE MEM A DO<59> 7 68
21 =MEM A DO<61> == TRUE MEM A DO<63> 7 68
21 =MEM A DO<62> == TRUE MEM A DO<57> 7 68
21 =MEM A DO<63> == TRUE MEM A DO<56> 7 68
20 =MEM A DOS P<0> == TRUE MEM A DOS P<1> 7 68
20 =MEM A DOS N<0> == TRUE MEM A DOS N<1> 7 68
20 =MEM A DOS P<1> == TRUE MEM A DOS P<0> 7 68
20 =MEM A DOS N<1> == TRUE MEM A DOS N<0> 7 68
20 =MEM A DOS P<2> == TRUE MEM A DOS P<3> 7 68
20 =MEM A DOS N<2> == TRUE MEM A DOS N<3> 7 68
20 =MEM A DOS P<3> == TRUE MEM A DOS P<2> 7 68
20 =MEM A DOS N<3> == TRUE MEM A DOS N<2> 7 68
21 =MEM A DOS P<4> == TRUE MEM A DOS P<5> 7 68
21 =MEM A DOS N<4> == TRUE MEM A DOS N<5> 7 68
21 =MEM A DOS P<5> == TRUE MEM A DOS P<4> 7 68
21 =MEM A DOS N<5> == TRUE MEM A DOS N<4> 7 68
68 61 21 7 =MEM A DOS P<6> == TRUE MEM A DOS P<6> 7 21 61 68
68 61 21 7 =MEM A DOS N<6> == TRUE MEM A DOS N<6> 7 21 61 68
21 =MEM A DOS P<7> == TRUE MEM A DOS P<7> 7 68
21 =MEM A DOS N<7> == TRUE MEM A DOS N<7> 7 68

```

MAKE\_BASE

```

22 =MEM B DO<0> == TRUE MEM B DO<12> 7 68
22 =MEM B DO<1> == TRUE MEM B DO<9> 7 68
22 =MEM B DO<2> == TRUE MEM B DO<10> 7 68
22 =MEM B DO<3> == TRUE MEM B DO<11> 7 68
22 =MEM B DO<4> == TRUE MEM B DO<13> 7 68
22 =MEM B DO<5> == TRUE MEM B DO<8> 7 68
22 =MEM B DO<6> == TRUE MEM B DO<14> 7 68
22 =MEM B DO<7> == TRUE MEM B DO<15> 7 68
22 =MEM B DO<8> == TRUE MEM B DO<0> 7 68
22 =MEM B DO<9> == TRUE MEM B DO<1> 7 68
22 =MEM B DO<10> == TRUE MEM B DO<2> 7 68
22 =MEM B DO<11> == TRUE MEM B DO<7> 7 68
22 =MEM B DO<12> == TRUE MEM B DO<4> 7 68
22 =MEM B DO<13> == TRUE MEM B DO<5> 7 68
22 =MEM B DO<14> == TRUE MEM B DO<6> 7 68
22 =MEM B DO<15> == TRUE MEM B DO<3> 7 68
22 =MEM B DO<16> == TRUE MEM B DO<28> 7 68
22 =MEM B DO<17> == TRUE MEM B DO<29> 7 68
22 =MEM B DO<18> == TRUE MEM B DO<30> 7 68
22 =MEM B DO<19> == TRUE MEM B DO<27> 7 68
22 =MEM B DO<20> == TRUE MEM B DO<24> 7 68
22 =MEM B DO<21> == TRUE MEM B DO<25> 7 68
22 =MEM B DO<22> == TRUE MEM B DO<31> 7 68
22 =MEM B DO<23> == TRUE MEM B DO<26> 7 68
22 =MEM B DO<24> == TRUE MEM B DO<20> 7 68
22 =MEM B DO<25> == TRUE MEM B DO<16> 7 68
22 =MEM B DO<26> == TRUE MEM B DO<23> 7 68
22 =MEM B DO<27> == TRUE MEM B DO<22> 7 68
22 =MEM B DO<28> == TRUE MEM B DO<21> 7 68
22 =MEM B DO<29> == TRUE MEM B DO<17> 7 68
22 =MEM B DO<30> == TRUE MEM B DO<18> 7 68
22 =MEM B DO<31> == TRUE MEM B DO<19> 7 68
22 =MEM B DO<32> == TRUE MEM B DO<44> 7 68
22 =MEM B DO<33> == TRUE MEM B DO<41> 7 68
22 =MEM B DO<34> == TRUE MEM B DO<42> 7 68
22 =MEM B DO<35> == TRUE MEM B DO<43> 7 68
22 =MEM B DO<36> == TRUE MEM B DO<45> 7 68
22 =MEM B DO<37> == TRUE MEM B DO<40> 7 68
22 =MEM B DO<38> == TRUE MEM B DO<46> 7 68
22 =MEM B DO<39> == TRUE MEM B DO<47> 7 68
68 61 23 7 =MEM B DO<32> == TRUE MEM B DO<32> 7 23 61 68
22 =MEM B DO<41> == TRUE MEM B DO<33> 7 68
22 =MEM B DO<42> == TRUE MEM B DO<34> 7 68
22 =MEM B DO<43> == TRUE MEM B DO<39> 7 68
22 =MEM B DO<44> == TRUE MEM B DO<36> 7 68
22 =MEM B DO<45> == TRUE MEM B DO<37> 7 68
22 =MEM B DO<46> == TRUE MEM B DO<38> 7 68
22 =MEM B DO<47> == TRUE MEM B DO<35> 7 68
22 =MEM B DO<48> == TRUE MEM B DO<57> 7 68
22 =MEM B DO<49> == TRUE MEM B DO<56> 7 68
22 =MEM B DO<50> == TRUE MEM B DO<60> 7 68
22 =MEM B DO<51> == TRUE MEM B DO<59> 7 68
22 =MEM B DO<52> == TRUE MEM B DO<63> 7 68
22 =MEM B DO<53> == TRUE MEM B DO<62> 7 68
22 =MEM B DO<54> == TRUE MEM B DO<58> 7 68
22 =MEM B DO<55> == TRUE MEM B DO<61> 7 68
22 =MEM B DO<56> == TRUE MEM B DO<49> 7 68
22 =MEM B DO<57> == TRUE MEM B DO<51> 7 68
22 =MEM B DO<58> == TRUE MEM B DO<48> 7 68
22 =MEM B DO<59> == TRUE MEM B DO<53> 7 68
22 =MEM B DO<60> == TRUE MEM B DO<52> 7 68
22 =MEM B DO<61> == TRUE MEM B DO<55> 7 68
22 =MEM B DO<62> == TRUE MEM B DO<50> 7 68
22 =MEM B DO<63> == TRUE MEM B DO<54> 7 68
22 =MEM B DOS P<0> == TRUE MEM B DOS P<1> 7 68
22 =MEM B DOS N<0> == TRUE MEM B DOS N<1> 7 68
22 =MEM B DOS P<1> == TRUE MEM B DOS P<0> 7 68
22 =MEM B DOS N<1> == TRUE MEM B DOS N<0> 7 68
22 =MEM B DOS P<2> == TRUE MEM B DOS P<3> 7 68
22 =MEM B DOS N<2> == TRUE MEM B DOS N<3> 7 68
22 =MEM B DOS P<3> == TRUE MEM B DOS P<2> 7 68
22 =MEM B DOS N<3> == TRUE MEM B DOS N<2> 7 68
22 =MEM B DOS P<4> == TRUE MEM B DOS P<5> 7 68
22 =MEM B DOS N<4> == TRUE MEM B DOS N<5> 7 68
22 =MEM B DOS P<5> == TRUE MEM B DOS P<4> 7 68
22 =MEM B DOS N<5> == TRUE MEM B DOS N<4> 7 68
68 61 23 7 =MEM B DOS P<6> == TRUE MEM B DOS P<6> 7 23 61 68
68 61 23 7 =MEM B DOS N<6> == TRUE MEM B DOS N<6> 7 23 61 68
22 =MEM B DOS P<7> == TRUE MEM B DOS P<7> 7 68
22 =MEM B DOS N<7> == TRUE MEM B DOS N<7> 7 68

```

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
<h1>Signal Aliases</h1>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	102 OF 120
		SHEET	61 OF 73

Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector
FUNC\_TEST
TRUE PP3V3 WLAN (Need 6 TPs)
TRUE WIFI EVENT L
TRUE PCIE AP R2D N
TRUE PCIE AP R2D P
TRUE PCIE CLK100M AP N
TRUE PCIE CLK100M AP P
TRUE PCIE AP D2R P
TRUE PCIE AP D2R N
TRUE PCIE WAKE L
TRUE AP RESET CONN L
TRUE AP CLKREQ O L
TRUE USB BT CONN P
TRUE USB BT CONN N
TRUE PP3V3 S4
(Need to add 8 GND TPs)

J3700: SSD Connector
FUNC\_TEST
TRUE PP3V3 S0SW SSD FLT (Need 5 TPs)
TRUE PCIE SSD R2D N<3..0>
TRUE PCIE SSD R2D P<3..0>
TRUE PP3V3 S0
TRUE SSD RESET CONN L
TRUE SSD CLKREQ CONN L
TRUE SMC OOB1 R2D CONN L
TRUE SMC OOB1 D2R CONN L
TRUE SSD PCIE SEL L
TRUE SSD DEVS LP
TRUE SSD PWRFAIL WARN L
TRUE SSD PWR EN
TRUE PCIE SSD D2R N<3..0>
TRUE PCIE SSD D2R P<3..0>
TRUE PCIE CLK100M SSD N
TRUE PCIE CLK100M SSD P
(Need to add 6 GND TPs)

J4002: Camera Connector
FUNC\_TEST
TRUE MIPI CLK CONN N
TRUE MIPI CLK CONN P
TRUE CAM SENSOR WAKE L CONN
TRUE MIPI DATA CONN N
TRUE MIPI DATA CONN P
TRUE SMBUS SMC 1 S0 SDA
TRUE SMBUS SMC 1 S0 SCL
TRUE I2C CAM SCK
TRUE I2C CAM SDA
TRUE PP5V S3RS0 ALSCAM F (Need 1BD TPs)
(Need to add 1BD GND TPs)

J6100: LPC+SPI Connector
FUNC\_TEST
TRUE PP3V42 G3H
TRUE PP5V S0
TRUE LPC CLK24M LPCPLUS
TRUE LPC AD<3..0>
TRUE SPI ALT MOSI
TRUE XDP LPCPLUS GPIO
TRUE LPCPLUS RESET L
TRUE SMC TDO
TRUE TP SMC TRST L
TRUE TP SMC MD1
TRUE SMC TX L
TRUE SPI ALT MISO
TRUE LPC FRAME L
TRUE SPIROM USE MLB
TRUE PM CLKRUN L
TRUE SPI ALT CLK
TRUE SPI ALT CS L
TRUE LPC SERIRQ
TRUE LPC PWRDWN L
TRUE SMC TDI
TRUE SMC TCK
TRUE SMC RESET L
TRUE SMC ROMBOOT
TRUE SMC RX L
TRUE SMC TMS
(Need to add 6 GND TPs)

J6000: Fan Connector
FUNC\_TEST
TRUE PP5V S0
TRUE FAN RT TACH
TRUE FAN RT PWM
(Need to add 1 GND TP)
J4800: IPD Flex Connector
FUNC\_TEST
TRUE SMC LID
TRUE TPAD SPI MISO R
TRUE USB TPAD P
TRUE USB TPAD N
TRUE TPAD SPI CLK R
TRUE TPAD WAKE L
TRUE TPAD SPI MOSI R
TRUE PP3V3 S4 IPD
TRUE TPAD SPI CS R L
TRUE TPAD SPI IF EN CONN
TRUE TPAD SPI INT S4 WAKE L CONN
TRUE PP5V S4 IPD
TRUE TPAD USB IF EN CONN
TRUE SMBUS SMC 3 SDA
TRUE SMBUS SMC 3 SCL
TRUE SMC LSOC RST L
TRUE PP3V42 G3H
TRUE SMC ONOFF L
(Need to add 5 GND TPs)

J7000: DC-In Connector
FUNC\_TEST
TRUE PPDICIN G3H (Need 4 TPs)
TRUE PP5V S4RS3 (Need 3 TPs)
(Need to add 5 GND TPs)

J6404: Speaker Connector
FUNC\_TEST
TRUE SPKRAMP ROUT P
TRUE SPKRAMP ROUT N
(Need to add 3 GND TPs)

J6950: Battery Connector
FUNC\_TEST
TRUE PPVBAT G3H CONN (Need 4 TPs)
TRUE SMBUS SMC 5 G3 SCL
TRUE SMBUS SMC 5 G3 SDA
TRUE SYS DETECT L
(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector
FUNC\_TEST
TRUE PPHV S0SW LCDBKLT (Need 2 TPs)
TRUE LED RETURN 6
TRUE LED RETURN 5
TRUE LED RETURN 4
TRUE LED RETURN 3
TRUE LED RETURN 2
TRUE LED RETURN 1
TRUE DP INT HPD CONN
TRUE I2C TCON SDA R
TRUE I2C TCON SCL R
TRUE PP3V3 S0SW LCD UF (Need 2 TPs)
TRUE DP INT AUX CH C N
TRUE DP INT AUX CH C P
TRUE DP INT ML P<0>
TRUE DP INT ML N<0>
(Need to add 5 GND TPs)

J7715: KB BKLT Connector
FUNC\_TEST
TRUE KBDLED ANODE
TRUE KBDLED FB
(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)
FUNC\_TEST
TRUE XDP CPU TCK
TRUE XDP PCH TCK
TRUE XDP CPU TDI
TRUE XDP CPU TDO
TRUE XDP CPUPCH TRST L
TRUE XDP CPU TMS
TRUE XDP PCH TMS
TRUE XDP PCH TDI
TRUE XDP PCH TDO
TRUE XDP CPU PREQ L
TRUE XDP CPU PRDY L
TRUE XDP CPU VCCST PWRGD
TRUE PM RSMRST L
TRUE XDP SYS PWROK
TRUE PM SYSRST L
TRUE CPU CFG<3>
TRUE PP1V05 S0
(Need to add 2 GND TPs)

Misc Voltages & Control Signals
FUNC\_TEST
TRUE PPBUS G3H
TRUE PPVIN S4SW TBTBST FET
TRUE PPBUS S5 HS COMPUTING ISNS
TRUE PPDICIN G3H
TRUE PP3V42 G3H
TRUE PPVRTC G3H
TRUE PP3V3 S5
TRUE PP3V3 SUS
TRUE PP3V3 S3
TRUE PP3V3 S0
TRUE PP3V3 S0SW SSD
TRUE PP1V5 S0
TRUE PP1V05 S0
TRUE PP15V TBT
TRUE PP3V3 TBTLC
TRUE PP1V05 TBTLC
TRUE PPVCC S0 CPU
TRUE PP1V05 TBTCLIO
TRUE NC PCI PME L
TRUE PPDICIN G3H ISOL
TRUE PP3V3 S4
(Need to add 27 GND TPs)

Unused nets with offpage
(Nets with offpages not used on this project)

HDD PWR EN
WOL EN
BT PWRST L
HDMITBTMUX FLAG L
FW PWR EN
FW PME L
ENET MEDIA SENSE
LCD PSR EN
LCD IRO L
ODD PWR EN L
ENET LOW PWR
AUD IP PERIPHERAL DET
AUD I2C INT L
AUD IPHS SWITCH EN

NO\_TEST MAKE\_BASE
NC PCIE CLK100M SDP
NC PCIE CLK100M SDN
NC PCIE CLK100M FWP
NC PCIE CLK100M FWN
NC PCIE FW D2RP
NC PCIE FW D2RN
NC PCIE FW R2D CP
NC PCIE FW R2D CN
NC USB IRP
NC USB IRN
NC USB CAMERAP
NC USB CAMERAN
NC USB SDP
NC USB SDN
DP INT ML C P<3..1>
DP INT ML C N<3..1>
NC HDA SDIN1
NC PCI PME L
NC CLINK CLK
NC CLINK DATA
NC CLINK RESET L
NC SMC SYS LED
NC IR RX OUT RC
NC USB SMCN
NC USB SMCN
NC SMC GFX OVERTEMP
NC SMC GFX THROTTLE L
NC SMC FAN 1 CTL
NC SMC FAN 1 TACH
NC SMC FAN 5 CTL
NC ENET ASF GPIO
NC SMC MPM5 LED PWR
NC SMC MPM5 LED CHG
NC SMC T25 EN L
NC SMC DP HPD L
NC SMBUS SMC 4 ASF SCL
NC SMBUS SMC 4 ASF SDA
NC BDV BKL PWM
TBT B R2D C P<1..0>
TBT B R2D C N<1..0>
TBT B D2R P<1..0>
TBT B D2R N<1..0>
NC TBT B LSTX
NC DP TBTBP ML CP<3..1:2>
NC DP TBTBP ML CN<3..1:2>
NC DP TBTBP AUXCH CP
NC DP TBTBP AUXCH CN
TP DP TBTSRC ML CP<3>
TP DP TBTSRC ML CN<3>
TP DP TBTSRC ML CP<2>
TP DP TBTSRC ML CN<2>
NC DP TBTSRC ML CP<1>
NC DP TBTSRC ML CN<1>
TP DP TBTSRC ML CP<0>
TP DP TBTSRC ML CN<0>
NC DP TBTSRC AUXCH CP
NC DP TBTSRC AUXCH CN

Apple Inc. logo and text: SYNC MASTER=WILL J43, SYNC DATE=12/17/2012, Func Test / No Test, Apple Inc., NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

D

C

B

A

D

C

B

A

CPU/PCH

SMC

TBT

Functional Test Points

Power Aliases

NO\_TEST Nets

J9500: LIO Connector

FUNC_TEST	Value	Net
TRUE	AUD_PWR_EN	13 57 59
TRUE	PP5V_S0_ALT_AUD_LDO_EN	59
TRUE	SPKRAMP_SHDN_L	45 59
TRUE	PP1V5_S0SW_AUDIO	56 59
TRUE	PP3V3_S0	60 62 72
TRUE	SPKRAMP_INR_N	5 7 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
TRUE	SPKRAMP_INR_P	45 59 72
TRUE	USB3_EXTB_D2R_RC_N	59 63 66
TRUE	USB3_EXTB_D2R_RC_P	59 63 66
TRUE	USB_EXTB_N	14 59 66
TRUE	USB_EXTB_P	14 59 66
TRUE	USB3_EXTB_R2D_N	59 63 66
TRUE	USB3_EXTB_R2D_P	59 63 66
TRUE	PP3V42_G3H	17 20 33 34 35 36 38 44 46 47
TRUE	SMBUS_SMC_2_S3_SCL	35 38 59 72
TRUE	SMBUS_SMC_2_S3_SDA	35 38 59 72
TRUE	SYS_ONEWIRE	35 59
TRUE	SMC_BC_ACOK	35 36 48 59
TRUE	XDP_USB_EXTB_OC_L	14 16 59
TRUE	USB_PWR_EN	33 57 59
TRUE	FINSTACKSNS_ALERT_L	37 59

63 62 60 56 39 38 34 19 18 15 PP3V3\_S3 == PP3V3\_S3 15 18 19 34 38 39 56 60 62 63

NO_TEST	MAKE_BASE	Net	Component
66 63 14	NC USB3RPCIE_SD_D2RP	== TRUE TRUE	NC USB3RPCIE_SD_D2RP 14 63 66
66 63 14	NC USB3RPCIE_SD_D2RN	== TRUE TRUE	NC USB3RPCIE_SD_D2RN 14 63 66
66 63 14	NC USB3RPCIE_SD_R2D_CP	== TRUE TRUE	NC USB3RPCIE_SD_R2D_CP 14 63 66
66 63 14	NC USB3RPCIE_SD_R2D_CN	== TRUE TRUE	NC USB3RPCIE_SD_R2D_CN 14 63 66
63 37 35	NC_SMC_ADC16	== TRUE TRUE	NC_SMC_ADC16 35 37 35 SMC

J6955: HALL EFFECT Connector

FUNC_TEST	Value	Net
TRUE	SMC_LID_R	46
TRUE	PP3V42_G3H	17 20 33 34 35 36 38 44 46 47

Bead Probes

66 59 14	USB3_EXTB_D2R_N	CTDSM	BEAD-PROBE	BPA511
66 59 14	USB3_EXTB_D2R_P	CTDSM	BEAD-PROBE	BPA510
66 63 59	USB3_EXTB_D2R_RC_N	CTDSM	BEAD-PROBE	BPA520
66 63 59	USB3_EXTB_D2R_RC_P	CTDSM	BEAD-PROBE	BPA521
66 59 14	USB3_EXTB_R2D_C_N	CTDSM	BEAD-PROBE	BPA513
66 59 14	USB3_EXTB_R2D_C_P	CTDSM	BEAD-PROBE	BPA512
66 63 59	USB3_EXTB_R2D_N	CTDSM	BEAD-PROBE	BPA523
66 63 59	USB3_EXTB_R2D_P	CTDSM	BEAD-PROBE	BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC_MASTER=MASTER		SYNC_DATE=MASTER	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS		BOARD AREAS			BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM		NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 120

SHEET: 64 OF 73

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU\_8MIL and CPU\_ITP can be converted back to TABLE\_SPACING\_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	PROPERTY	VALUE
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT		6 34
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC		6 34
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD		6 34
	CPU_45S	CPU_ITP	XDP_DBRESET L		6 16 17
	CPU_45S	CPU_ITP	XDP_CPU_PRDY L		6 16 62
	CPU_45S	CPU_ITP	XDP_CPU_PREQ L		6 16 62
	CPU_27P4S	CPU_COMP	EDP_COMP		6 16 62
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP		6 16 62
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>		6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>		6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>		6
CPU_CATER	CPU_45S	CPU_ITP	CPU_CFG<11..0>		6 16 62
CPU_CATER	CPU_45S	CPU_AGTL	CPU_CATER L		6 35
CPU_PROCHOT	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL		6 35 36 49
CPU_PROCHOT	CPU_45S	CPU_AGTL	CPU_PROCHOT L		6
PM_THERMTRIP	CPU_45S	CPU_AGTL	CPU_PWRGD		6
PM_THERMTRIP	CPU_45S	CPU_SMLL	PM_THERMTRIP L		15 16
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M CPU P		6 16 62
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M CPU N		6 16 62
DPLL_REF_CLKP	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP		6 16 62
DPLL_REF_CLKN	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M P		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M N		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M P		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M N		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M P		6 16 62
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M N		6 16 62
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI		6 16 62
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO		6 16 62
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS		6 16 62
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK		6 16 62
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPUPCH_TRST L		6 13 16 62
XDP_BM_L	CPU_45S	CPU_ITP	XDP_BM L<1..0>		6 16
	CPU_45S	CPU_ITP	XDP_BM L<7..2>		6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA B<3..0>		6 16
(FSB_CBURST_L)	CPU_45S	CPU_ITP	CPU_CFG<15..12>		6 16
	CPU_45S	CPU_ITP	XDP_CPURST L		16
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE P		6 49
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE N		6 49
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE P		6 49
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE N		6 49
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE P		6 49
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE N		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE P		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE N		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE P		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE N		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE P		6 49
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE N		6 49
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU VIDALERT L		6 49
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU VIDSKL		6 49
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU VIDSOUT		6 49
PCIE_CEU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D C P<3..0>		12 30
PCIE_CEU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D C N<3..0>		12 30
	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D P<3..0>		12 30
	PCIE_80D	PCIE_CPU_TX	PCIE SSD R2D N<3..0>		12 30
	PCIE_80D	PCIE_CPU_TX	PCIE SSD D2R C P<3..0>		12 30
	PCIE_80D	PCIE_CPU_TX	PCIE SSD D2R C N<3..0>		12 30
	PCIE_80D	PCIE_CPU_TX	PCIE SSD D2R P<3..0>		12 30 62
	PCIE_80D	PCIE_CPU_TX	PCIE SSD D2R N<3..0>		12 30 62
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M SSD P		12 30 62
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M SSD N		12 30 62
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<0 ML P<3..0>		25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<0 ML N<3..0>		25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<0 ML C P<3..0>		5 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<0 ML C N<3..0>		5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<0 AUXCH P		25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<0 AUXCH N		25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<0 AUXCH C P		13 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<0 AUXCH C N		13 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<1 ML P<3..0>		25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<1 ML N<3..0>		25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<1 ML C P<3..0>		5 18 25
DP_TBT_ML	DP_80D	DP_TX	DP TBT N<1 ML C N<3..0>		5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<1 AUXCH P		25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<1 AUXCH N		25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<1 AUXCH C P		13 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP TBT N<1 AUXCH C N		13 18 25
DP_INT_ML	DP_80D	DP_TX	DP INT ML P<3..0>		56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML N<3..0>		56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML C P<3..0>		5 56 62
DP_INT_ML	DP_80D	DP_TX	DP INT ML C N<3..0>		5 56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT AUX CH C P		56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT AUX CH C N		56 62
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT AUXCH C P		5 56
DP_INT_AUXCH	DP_80D	DP_AUX	DP INT AUXCH C N		5 56

PCIe SSD

DP

PAGE TITLE		DRAWING NUMBER	
CPU Constraints		<SCH_NUM>	
Apple Inc.		SIZE D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		111 OF 120	
SYNCH MASTER=J43 MLB		SYNCH DATE=09/21/2012	
SHEET		65 OF 73	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_2OTHER	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_2OTHER	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCH_SATA_ICOMP	SATA_80D	SATA_ICOMP	PCH_SATAICOMP
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
USB_BT	USB_80D	USB	USB_BT_P
USB_BT	USB_80D	USB	USB_BT_N
USB_BT	USB_80D	USB	USB_BT_CONN_P
USB_BT	USB_80D	USB	USB_BT_CONN_N
USB_BT	USB_80D	USB	USB_BT_WAKE_P
USB_BT	USB_80D	USB	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB	USB_TPAD_P
USB_TPAD	USB_80D	USB	USB_TPAD_N
USB_TPAD	USB_80D	USB	USB_TPAD_CONN_P
USB_TPAD	USB_80D	USB	USB_TPAD_CONN_N
USB_TPAD_M	USB_80D	USB	TPAD_SPI MOSI USB P
USB_TPAD_M	USB_80D	USB	TPAD_SPI MISO USB N
USB_TPAD_M	USB_80D	USB	USB_TPAD M P
USB_TPAD_M	USB_80D	USB	USB_TPAD M N
USB_SDCARD	USB_80D	USB	USB_SDCARD P
USB_SDCARD	USB_80D	USB	USB_SDCARD N
SPI_45S	SPI_45S	SPI	TPAD_SPI MOSI
SPI_45S	SPI_45S	SPI	TPAD_SPI MISO
SPI_45S	SPI_45S	SPI	TPAD_SPI CLK
USB_EXT_A	USB_80D	USB	USB_EXT_A_P
USB_EXT_A	USB_80D	USB	USB_EXT_A_N
UART_45S	UART_45S	UART	SMC_DEBUGPRT_TX_L
UART_45S	UART_45S	UART	SMC_DEBUGPRT_RX_L
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_P
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_N
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_F_P
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_F_N
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_P
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_F_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_F_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_F_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_F_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_N
USB_EXT_B	USB_80D	USB	USB_EXT_B_P
USB_EXT_B	USB_80D	USB	USB_EXT_B_N
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_P
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_N
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_RC_P
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_RC_N
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_P
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_N
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_C_P
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_C_N
USB3_SD_RX	USB_80D	USB3_PCH_RX	NC_USB3RPCIE_SD_D2RP
USB3_SD_RX	USB_80D	USB3_PCH_RX	NC_USB3RPCIE_SD_D2RN
USB3_SD_TX	USB_80D	USB3_PCH_TX	NC_USB3RPCIE_SD_R2D_CP
USB3_SD_TX	USB_80D	USB3_PCH_TX	NC_USB3RPCIE_SD_R2D_CN
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_P
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_N
PCH_USB_RBBIAS	PCH_USB_RBBIAS		PCH_USB_RBBIAS
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCIE_CLK100M_PCH_P
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCIE_CLK100M_PCH_N
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_P
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_N
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_P
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_N
PCH_DIFFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXT\_A nets (Right USB port)

USB EXT\_B nets (Left USB port)

SYNC\_MASTER=CLEAN\_J41 SYNC\_DATE=11/13/2012

PCH Constraints 1	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:	REVISION <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 112 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET 66 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

LPC Bus Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.15

### SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

### SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

### XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

### DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

### System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

### PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	LENGTH	DIRECTION
	PHYSICAL	SPACING			
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 35 44 62	
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 35 44 62	
LPC_45S	LPC_45S	LPC	LPCPLUS RESET L	18 44 62	
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 35	
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17	
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 44 62	
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	12 17	
SMBUS_PCH_CLK	SMR_45S_R_50S	SMB	SMBUS_PCH_CLK	14 16 19 25 38 54	
SMBUS_PCH_DATA	SMR_45S_R_50S	SMB	SMBUS_PCH_DATA	14 16 19 25 38 54	
SMBUS_PCH_0_CLK	SMR_45S_R_50S	SMB	SMB_PCH_0_CLK	14 38	
SMBUS_PCH_0_DATA	SMR_45S_R_50S	SMB	SMB_PCH_0_DATA	14 38	
SMBUS_SMC_1_S0_SCL	SMR_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 35 38 41 42 62	
SMBUS_SMC_1_S0_SDA	SMR_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 35 38 41 42 62	
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 59 63	
HDA_45S	HDA_45S	HDA	HDA BIT CLK R	12	
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 59 63	
HDA_45S	HDA_45S	HDA	HDA SYNC R	12	
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12	
HDA_45S	HDA_45S	HDA	HDA_RST_L	12 59 63	
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	12 59 63	
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 59 63	
HDA_45S	HDA_45S	HDA	HDA_SDOUT R	12 17	
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 36	
CLK_SLOW_45S	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	35 36	
SPT_CLK	SPT_45S	SPT	SPI_CLK_R	14 44	
SPT_45S	SPT_45S	SPT	SPI_CLK	44	
SPT_MOST	SPT_45S	SPT	SPI_MOST_R	14 44	
SPT_45S	SPT_45S	SPT	SPI_MOST	44	
SPT_MISO	SPT_45S	SPT	SPI_MISO	14 44	
SPT_45S	SPT_45S	SPT	SPI_MISO R	44	
SPT_CS0	SPT_45S	SPT	SPI_CS0_R_L	14 44	
SPT_45S	SPT_45S	SPT	SPI_CS0_L	44	
SPT_45S	SPT_45S	SPT	SPI_SMC_CLK	35 44	
SPT_45S	SPT_45S	SPT	SPI_SMC_MOST	35 44	
SPT_45S	SPT_45S	SPT	SPI_SMC_MISO	35 44	
SPT_45S	SPT_45S	SPT	SPI_SMC_CS_L	35 44	
SPT_45S	SPT_45S	SPT	SPI_MLB_CLK	44	
SPT_45S	SPT_45S	SPT	SPI_MLB_MOST	44	
SPT_45S	SPT_45S	SPT	SPI_MLB_MISO	44	
SPT_45S	SPT_45S	SPT	SPI_MLB_CS_L	44	
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	29 62	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	29 62	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	14 29	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	14 29	
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	14 29 62	
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	14 29 62	
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	12 29 62	
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	12 29 62	
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	25	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	25	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	14 25	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	14 25	
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	14 25	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	14 25	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	25	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	25	
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 25	
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 25	
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P		
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N		
XDP_TDI	BCH_45S	BCH_ITP	XDP_PCH_TDI	12 16 62	
XDP_TDO	BCH_45S	BCH_ITP	XDP_PCH_TDO	12 16 62	
XDP_TMS	BCH_45S	BCH_ITP	XDP_PCH_TMS	12 16 62	
XDP_TCK	BCH_45S	BCH_ITP	XDP_PCH_TCK	12 16 62	
PCIE_CAMERA_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P	31 32	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N	31 32	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P	14 32	
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N	14 32	
PCIE_CAMERA_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P	14 32	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N	14 32	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P	31 32	
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N	31 32	
PCIE_CLK100M_CAMERA_P	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32	
PCIE_CLK100M_CAMERA_N	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32	
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32	
CLK_PCIE_80D	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32	

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	LENGTH	DIRECTION
	PHYSICAL	SPACING			
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1		
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32	
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32	
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32	
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32	
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32	
CLK_25M_45S	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32	
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25	
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17	
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2		
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R		
CLK_25M_45S	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1		

SYNC MASTER=J43 MLB SYNC DATE=09/14/2012

Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 113 OF 120		SHEET 67 OF 73	

8 7 6 5 4 3 2 1

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		MEM_A	P	7	20	24
	PHYSICAL	SPACING					
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK	P<0>	7	20	24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK	N<0>	7	20	24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK	P<1>	7	21	24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK	N<1>	7	21	24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A_CS	L<1..0>	7	20	24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A	ODT<0>	7	20	24
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A	CKE<1..0>	7	20	24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A	CKE<3..2>	7	21	24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A	CAB<9..0>	7	20	24
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A	CAB<9..0>	7	21	24
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM_A	DQ<7..0>	7	61	
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM_A	DQ<15..8>	7	61	
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM_A	DQ<23..16>	7	61	
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM_A	DQ<31..24>	7	61	
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM_A	DQ<39..32>	7	21	61
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM_A	DQ<47..40>	7	61	
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM_A	DQ<55..48>	7	61	
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM_A	DQ<63..56>	7	61	
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A	DQS P<0>	7	61	
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A	DQS N<0>	7	61	
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A	DQS P<1>	7	61	
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A	DQS N<1>	7	61	
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A	DQS P<2>	7	61	
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A	DQS N<2>	7	61	
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A	DQS P<3>	7	61	
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A	DQS N<3>	7	61	
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A	DQS P<4>	7	61	
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A	DQS N<4>	7	61	
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A	DQS P<5>	7	61	
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A	DQS N<5>	7	61	
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A	DQS P<6>	7	21	61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A	DQS N<6>	7	21	61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A	DQS P<7>	7	61	
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A	DQS N<7>	7	61	
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK	P<0>	7	22	24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK	N<0>	7	22	24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK	P<1>	7	23	24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK	N<1>	7	23	24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B_CS	L<1..0>	7	22	24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B	ODT<0>	7	22	24
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B	CKE<1..0>	7	22	24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM_B	CKE<3..2>	7	23	24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B	CAB<9..0>	7	22	24
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B	CAB<9..0>	7	23	24
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM_B	DQ<7..0>	7	61	
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM_B	DQ<15..8>	7	61	
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM_B	DQ<23..16>	7	61	
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM_B	DQ<31..24>	7	61	
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM_B	DQ<39..32>	7	21	61
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM_B	DQ<47..40>	7	61	
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM_B	DQ<55..48>	7	61	
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM_B	DQ<63..56>	7	61	
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B	DQS P<0>	7	61	
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B	DQS N<0>	7	61	
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B	DQS P<1>	7	61	
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B	DQS N<1>	7	61	
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B	DQS P<2>	7	61	
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B	DQS N<2>	7	61	
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B	DQS P<3>	7	61	
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B	DQS N<3>	7	61	
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B	DQS P<4>	7	61	
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B	DQS N<4>	7	61	
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B	DQS P<5>	7	61	
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B	DQS N<5>	7	61	
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B	DQS P<6>	7	21	61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B	DQS N<6>	7	21	61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B	DQS P<7>	7	61	
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B	DQS N<7>	7	61	
MEM_PWR		P1V2 S3	MEM_PWR		17	19	20
MEM_PWR		PP0V6 S3 MEM VREFCA A	MEM_PWR		17	19	20
MEM_PWR		PP0V6 S3 MEM VREFDO A	MEM_PWR		18	19	20
MEM_PWR		PP0V6 S3 MEM VREFCA B	MEM_PWR		18	19	20
MEM_PWR		PP0V6 S3 MEM VREFDO B	MEM_PWR		18	19	20

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Apple Inc. DRAWING NUMBER: <SCH\_NUM> D

Apple Logo REVISION: <E4LABEL>

NOTICE OF PROPRIETARY PROPERTY: BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 114 OF 120  
 SHEET: 68 OF 73

8 7 6 5 4 3 2 1

# DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

## Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

## Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
	DP_80D	DP_TX	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTDP_80D	TBTDP_RX	TBT A D2R C P<1..0>
	TBTDP_80D	TBTDP_RX	TBT A D2R C N<1..0>
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R N<1>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC P
	TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC N
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C N<1..0>
	TBTDP_80D	TBTDP_TX	TBT B R2D P<1..0>
	TBTDP_80D	TBTDP_TX	TBT B R2D N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
	DP_80D	DP_TX	DP B LSX ML P<1>
	DP_80D	DP_TX	DP B LSX ML N<1>
	TBTDP_80D	TBTDP_RX	TBT B D2R C P<1..0>
	TBTDP_80D	TBTDP_RX	TBT B D2R C N<1..0>
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R P<1..0>
TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R N<1..0>
	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC P
	TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

## Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

**Thunderbolt Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 115 OF 120  
 SHEET: 69 OF 73

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
	S2_MEM_PWR		PP1V35 CAM
	S2_MEM_PWR		PP0V675 CAM VREF
	S2_MEM_PWR		PP0V675 MEM CAM VREFCA
	S2_MEM_PWR		PP0V675 MEM CAM VREFDO

SYNC\_MASTER=CHINMAY\_J41 SYNC\_DATE=09/07/2012

**Camera Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 120  
 SHEET: 70 OF 73

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	35 38 58
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	35 38 58
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	35 38 59 63
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	35 38 46 48 62

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	48
	2TO1_DIFFPAIR		CHGR_CSI_R_P	48
	2TO1_DIFFPAIR		CHGR_CSI_R_N	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	48
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	48
	2TO1_DIFFPAIR		CHGR_CSO_R_P	41 48
	2TO1_DIFFPAIR		CHGR_CSO_R_N	41 48

D

D

C


C

B

B

A

A

SYNC_MASTER=CHINMAY_J41		SYNC_DATE=09/13/2012	
PAGE TITLE			
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	117 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	71 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

### J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR


SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM



SYNC\_MASTER=J43\_MLB SYNC\_DATE=09/13/2012

**Project Specific Constraints**

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 118 OF 120  
 SHEET: 72 OF 73



## Change List:

<rdar://component/508389>	J41	HW	EE	Schematic	Proto 0
<rdar://component/512995>	J41	HW	EE	Schematic	Pre Proto 1
<rdar://component/508412>	J41	HW	EE	Schematic	Proto 1
<rdar://component/508413>	J41	HW	EE	Schematic	EVT
<rdar://component/508414>	J41	HW	EE	Schematic	DVT

## Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

## Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>  
Schematic Design Wiki - [https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)

## MobileMac HW Radar:

<rdar://component/497591>	MobileMac	HW	Task
<rdar://component/497587>	MobileMac	HW	Schematic
<rdar://component/497585>	MobileMac	HW	New Bugs
<rdar://component/497588>	MobileMac	HW	Layout
<rdar://component/497590>	MobileMac	HW	Investigation
<rdar://component/497589>	MobileMac	HW	Architecture

## Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Reference			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			