

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J43 MLB SCHEMATIC DVT

REV 6.5.0

4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MASTER	46	LPC+SPI Debug Connector	J41_MLB
2	BOM Configuration	J41_MLB	47	Audio: Speaker Amp	J41_MLB
3	BOM Variants	K21_MLB	48	Battery Connector	MASTER
4	PD PARTS	MASTER	49	DC-In & G3H Supply	J41_MLB
5	CPU GFX/NCTF/RSVD	J41_MLB	50	PBus Supply & Battery Charger	J41_MLB
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	51	CPU VR12.6 VCC Regulator IC	J41_MLB
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	52	CPU VR12.5 VCC Power Stage	J41_MLB
8	CPU/PCH POWER	J41_MLB	53	LPDDR3 Supply	J41_MLB
9	CPU/PCH GROUNDS	J41_MLB	54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB
10	CPU Decoupling	WILL_J43	55	1.05V S0 Power Supply	J41_MLB
11	PCH Decoupling	J41_MLB	56	LCD/KBD Backlight Driver	J41_MLB
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	57	Misc Power Supplies	J41_MLB
13	PCH PM/PCI/GFX	J41_MLB	58	Power FETs	J41_MLB
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	59	Power Control	J41_MLB
15	PCH GPIO/MISC/LPIO	J41_MLB	60	Internal DisplayPort Connector	J41_MLB
16	CPU/PCH Merged XDP	J41_MLB	61	Left I/O (LIO) Connector	CLEAN_J43
17	Chipset Support	J41_MLB	62	Power Aliases	J41_MLB
18	Project Chipset Support	J41_MLB	63	Signal Aliases	J41_MLB
19	DDR3 VREF MARGINING	J41_MLB	64	Func Test / No Test	J41_MLB
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	65	Project FCT/NC/Aliases	J41_MLB
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	66	PCB Rule Definitions	CONSTRAINTS
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	67	CPU Constraints	CONSTRAINTS
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	68	PCH Constraints 1	CLEAN_J43
24	LPDDR3 DRAM Termination	J41_MLB	69	PCH Constraints 2	J41_MLB
25	Thunderbolt Host (1 of 2)	J41_MLB	70	Memory Constraints	CONSTRAINTS
26	Thunderbolt Host (2 of 2)	J41_MLB	71	Thunderbolt Constraints	CONSTRAINTS
27	TBT Power Support	J41_MLB	72	Camera Constraints	J41_MLB
28	Thunderbolt Connector A	J41_MLB	73	SMC Constraints	CONSTRAINTS
29	Wireless Connector	J41_MLB	74	Project Specific Constraints	J41_MLB
30	SSD Connector	J41_MLB	75	Project Specific Constraints	CONSTRAINTS
31	Camera 1 of 2	J41_MLB	76	Reference	J41_MLB
32	Camera 2 of 2	J41_MLB			
33	SD READER CONNECTOR	MASTER			
34	SD CONTROLLER (GL3219)	MASTER			
35	External A USB3 Connector	J41_MLB			
36	IPD Connector	J41_MLB			
37	SMC	J41_MLB			
38	SMC Shared Support	J41_MLB			
39	SMC Project Support	J41_MLB			
40	SMBus Connections	J41_MLB			
41	High Side Current Sensing	J41_MLB			
42	Voltage & Load Side Current Sensing	J41_MLB			
43	Debug Sensors 1	J41_MLB			
44	Thermal Sensors	J41_MLB			
45	Fan	J41_MLB			

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM_MLB_J43	SCH	CRITICAL	
820-3437	1	PCBF_MLB_J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 1 OF 121	
SHEET 1 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING TITLE=MLB
 ABBREV=DRAWING
 DATE_MODIFIED=Thu Apr 9 20:06:04 2013

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML12MS: YES, CPUV0_12MS: YES, DRAM_12MS: YES, P1V05_12MS: YES, AIRPORT_12MS: YES, SSD_12MS: YES, LCOBELT_12MS: YES, P3V15_12MS: YES, P3V30_12MS: YES, OTHER_ML12MS: YES, CAM_12MS: YES, CPUV0R_12MS: YES, PANEL_12MS: YES
ISNS: PROD	CPU_ML12MS: YES, CPUV0_12MS: YES, DRAM_12MS: YES, P1V05_12MS: YES, AIRPORT_12MS: NO, SSD_12MS: YES, LCOBELT_12MS: NO, P3V15_12MS: NO, P3V30_12MS: NO, OTHER_ML12MS: NO, CAM_12MS: NO, CPUV0R_12MS: NO, PANEL_12MS: NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3: HYNIX_4GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: HYNIX_4GB
DDR3: HYNIX_8GB	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: HYNIX_8GB
DDR3: SAMSUNG_4GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: SAMSUNG_4GB
DDR3: SAMSUNG_8GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: SAMSUNG_8GB
DDR3: ELPIDA_4GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: ELPIDA_4GB
DDR3: ELPIDA_8GB	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: ELPIDA_8GB
DDR3: MICRON_4GB	RAMCFG0: H, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM: BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM: PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50MHZ MCU, 9X9, 157BGA	U5000	CRITICAL	SMC: BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_MAC: BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8K6X0.8	U6100	CRITICAL	BOOTROM_NUM: BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM: PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU: 1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU: 1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU: 1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epcos alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epson crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TPT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epson alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TPT
107S0250	107S0248		ALL	Cytac alt to TPT


CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J41_MLB SYNC DATE=04/09/2013

BOM Configuration	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH <BRANCH> PAGE 2 OF 121 SHEET 2 OF 76

BOM Variants NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Replaces alt for Vishay

333S0704	333S0700		ALL	Elpida COM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J43	U5000	CRITICAL	SMC:PROG

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC,QL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21_MLB		SYNC DATE=11/16/2010	
BOM Variants			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 3 OF 121
			SHEET 3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTFCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, M/B, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss





X21 Boss




SSD Boss



EMI I/O Pogo Pins
DisplayPort Pogo USB/SD Card Pogo



Can Slots



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD PARTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B




A

D

C


B

A



D

D




C


C

B

B



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



A

A

SYNC MASTER=J41 MLB SYNC DATE=04/02/2013

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 6 OF 121
SHEET: 6 OF 76

D

C

B

A

D

C

B

A

CRITICAL OMIT_TABLE

U0500
HASWELL-ULT
2CA+GT2
BGA-TSE
SYM 3 OF 19

70 63	MEM A DO<0>	AH63	SA_DQ0	AU37	MEM A CLK N<0>	20 24 70
70 64	MEM A DO<1>	AH62	SA_DQ1	AV37	MEM A CLK P<0>	20 24 70
70 65	MEM A DO<2>	AK63	SA_DQ2	AW36	MEM A CLK N<1>	21 24 70
70 66	MEM A DO<3>	AK62	SA_DQ3	AY36	MEM A CLK P<1>	21 24 70
70 67	MEM A DO<4>	AH61	SA_DQ4			
70 68	MEM A DO<5>	AH60	SA_DQ5	AU43	MEM A CKE<0>	20 24 70
70 69	MEM A DO<6>	AK61	SA_DQ6	AM43	MEM A CKE<1>	20 24 70
70 70	MEM A DO<7>	AK60	SA_DQ7	AY42	MEM A CKE<2>	20 24 70
70 71	MEM A DO<8>	AM63	SA_DQ8	AY43	MEM A CKE<3>	21 24 70
70 72	MEM A DO<9>	AM62	SA_DQ9			
70 73	MEM A DO<10>	AP63	SA_DQ10	AP33	MEM A CS L<0>	20 21 24 70
70 74	MEM A DO<11>	AP62	SA_DQ11	AR32	MEM A CS L<1>	20 21 24 70
70 75	MEM A DO<12>	AM61	SA_DQ12			
70 76	MEM A DO<13>	AM60	SA_DQ13	AP32	MEM A ODT<0>	20 21 24 63 70
70 77	MEM A DO<14>	AP61	SA_DQ14			
70 78	MEM A DO<15>	AP60	SA_DQ15			
70 79	MEM A DO<16>	AP58	SA_DQ16	AY34	=MEM A RAS L	63
70 80	MEM A DO<17>	AR58	SA_DQ17	AW34	=MEM A WE L	63
70 81	MEM A DO<18>	AM57	SA_DQ18	AU34	=MEM A CAS L	63
70 82	MEM A DO<19>	AK57	SA_DQ19			
70 83	MEM A DO<20>	AL58	SA_DQ20	AU35	=MEM A BA<0>	63
70 84	MEM A DO<21>	AK58	SA_DQ21	AV35	MEM A CAB<6>	21 24 63 70
70 85	MEM A DO<22>	AR57	SA_DQ22	AY41	=MEM A BA<2>	63
70 86	MEM A DO<23>	AN57	SA_DQ23			
70 87	MEM A DO<24>	AP55	SA_DQ24			
70 88	MEM A DO<25>	AR55	SA_DQ25			
70 89	MEM A DO<26>	AM54	SA_DQ26			
70 90	MEM A DO<27>	AK54	SA_DQ27			
70 91	MEM A DO<28>	AL55	SA_DQ28			
70 92	MEM A DO<29>	AK55	SA_DQ29			
70 93	MEM A DO<30>	AR54	SA_DQ30			
70 94	MEM A DO<31>	AN54	SA_DQ31			
70 95	MEM A DO<32>	AY58	SA_DQ32			
70 96	MEM A DO<33>	AW58	SA_DQ33			
70 97	MEM A DO<34>	AY56	SA_DQ34			
70 98	MEM A DO<35>	AW56	SA_DQ35			
70 99	MEM A DO<36>	AV58	SA_DQ36			
70 100	MEM A DO<37>	AU58	SA_DQ37			
70 101	MEM A DO<38>	AV56	SA_DQ38			
70 102	MEM A DO<39>	AU56	SA_DQ39			
70 103	MEM A DO<40>	AY54	SA_DQ40			
70 104	MEM A DO<41>	AW54	SA_DQ41			
70 105	MEM A DO<42>	AY52	SA_DQ42			
70 106	MEM A DO<43>	AW52	SA_DQ43			
70 107	MEM A DO<44>	AV54	SA_DQ44			
70 108	MEM A DO<45>	AU54	SA_DQ45			
70 109	MEM A DO<46>	AV52	SA_DQ46			
70 110	MEM A DO<47>	AU52	SA_DQ47			
70 111	MEM A DO<48>	AK40	SA_DQ48			
70 112	MEM A DO<49>	AK42	SA_DQ49			
70 113	MEM A DO<50>	AM43	SA_DQ50			
70 114	MEM A DO<51>	AM45	SA_DQ51			
70 115	MEM A DO<52>	AK45	SA_DQ52			
70 116	MEM A DO<53>	AK43	SA_DQ53			
70 117	MEM A DO<54>	AM40	SA_DQ54			
70 118	MEM A DO<55>	AM42	SA_DQ55			
70 119	MEM A DO<56>	AM46	SA_DQ56			
70 120	MEM A DO<57>	AK46	SA_DQ57			
70 121	MEM A DO<58>	AK49	SA_DQ58			
70 122	MEM A DO<59>	AK49	SA_DQ59			
70 123	MEM A DO<60>	AM48	SA_DQ60			
70 124	MEM A DO<61>	AK48	SA_DQ61			
70 125	MEM A DO<62>	AM51	SA_DQ62			
70 126	MEM A DO<63>	AK51	SA_DQ63			
				AP49	CPU DIMM VREFCA	19
				AR51	CPU DIMMA VREFDO	19
				AP51	CPU DIMMB VREFDO	19

CRITICAL OMIT_TABLE

U0500
HASWELL-ULT
2CA+GT2
BGA-TSE
SYM 4 OF 19

70 63	MEM B DO<0>	AY31	SB_DQ0	AM38	MEM B CLK N<0>	22 24 70
70 64	MEM B DO<1>	AW31	SB_DQ1	AN38	MEM B CLK P<0>	22 24 70
70 65	MEM B DO<2>	AY29	SB_DQ2	AK38	MEM B CLK N<1>	23 24 70
70 66	MEM B DO<3>	AW29	SB_DQ3	AL38	MEM B CLK P<1>	23 24 70
70 67	MEM B DO<4>	AY31	SB_DQ4			
70 68	MEM B DO<5>	AU31	SB_DQ5	AY49	MEM B CKE<0>	22 24 70
70 69	MEM B DO<6>	AV29	SB_DQ6	AU50	MEM B CKE<1>	22 24 70
70 70	MEM B DO<7>	AU29	SB_DQ7	AM49	MEM B CKE<2>	22 24 70
70 71	MEM B DO<8>	AY27	SB_DQ8	AV50	MEM B CKE<3>	23 24 70
70 72	MEM B DO<9>	AW27	SB_DQ9			
70 73	MEM B DO<10>	AY25	SB_DQ10	AM32	MEM B CS L<0>	22 23 24 70
70 74	MEM B DO<11>	AW25	SB_DQ11	AK32	MEM B CS L<1>	22 23 24 70
70 75	MEM B DO<12>	AV27	SB_DQ12			
70 76	MEM B DO<13>	AU27	SB_DQ13	AL32	MEM B ODT<0>	22 23 24 63 70
70 77	MEM B DO<14>	AV25	SB_DQ14			
70 78	MEM B DO<15>	AU25	SB_DQ15			
70 79	MEM B DO<16>	AM29	SB_DQ16	AM35	=MEM B RAS L	63
70 80	MEM B DO<17>	AK29	SB_DQ17	AK35	=MEM B WE L	63
70 81	MEM B DO<18>	AL28	SB_DQ18	AM33	=MEM B CAS L	63
70 82	MEM B DO<19>	AK28	SB_DQ19			
70 83	MEM B DO<20>	AR29	SB_DQ20			
70 84	MEM B DO<21>	AN29	SB_DQ21			
70 85	MEM B DO<22>	AR28	SB_DQ22			
70 86	MEM B DO<23>	AP28	SB_DQ23			
70 87	MEM B DO<24>	AN26	SB_DQ24			
70 88	MEM B DO<25>	AR26	SB_DQ25			
70 89	MEM B DO<26>	AR25	SB_DQ26			
70 90	MEM B DO<27>	AP25	SB_DQ27			
70 91	MEM B DO<28>	AK26	SB_DQ28			
70 92	MEM B DO<29>	AM26	SB_DQ29			
70 93	MEM B DO<30>	AK25	SB_DQ30			
70 94	MEM B DO<31>	AL25	SB_DQ31			
70 95	MEM B DO<32>	AY23	SB_DQ32			
70 96	MEM B DO<33>	AW23	SB_DQ33			
70 97	MEM B DO<34>	AY21	SB_DQ34			
70 98	MEM B DO<35>	AW21	SB_DQ35			
70 99	MEM B DO<36>	AV23	SB_DQ36			
70 100	MEM B DO<37>	AU23	SB_DQ37			
70 101	MEM B DO<38>	AV21	SB_DQ38			
70 102	MEM B DO<39>	AU21	SB_DQ39			
70 103	MEM B DO<40>	AY19	SB_DQ40			
70 104	MEM B DO<41>	AW19	SB_DQ41			
70 105	MEM B DO<42>	AY17	SB_DQ42			
70 106	MEM B DO<43>	AW17	SB_DQ43			
70 107	MEM B DO<44>	AV19	SB_DQ44			
70 108	MEM B DO<45>	AU19	SB_DQ45			
70 109	MEM B DO<46>	AV17	SB_DQ46			
70 110	MEM B DO<47>	AU17	SB_DQ47			
70 111	MEM B DO<48>	AR21	SB_DQ48			
70 112	MEM B DO<49>	AR22	SB_DQ49			
70 113	MEM B DO<50>	AL21	SB_DQ50			
70 114	MEM B DO<51>	AM22	SB_DQ51			
70 115	MEM B DO<52>	AN22	SB_DQ52			
70 116	MEM B DO<53>	AP21	SB_DQ53			
70 117	MEM B DO<54>	AK21	SB_DQ54			
70 118	MEM B DO<55>	AK22	SB_DQ55			
70 119	MEM B DO<56>	AN20	SB_DQ56			
70 120	MEM B DO<57>	AR20	SB_DQ57			
70 121	MEM B DO<58>	AK18	SB_DQ58			
70 122	MEM B DO<59>	AL18	SB_DQ59			
70 123	MEM B DO<60>	AK20	SB_DQ60			
70 124	MEM B DO<61>	AM20	SB_DQ61			
70 125	MEM B DO<62>	AR18	SB_DQ62			
70 126	MEM B DO<63>	AP18	SB_DQ63			

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

CPU DDR3/LPDDR3 Interfaces

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 7 OF 121
SHEET 7 OF 76

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B


A

D

C

B

A



CRITICAL OMIT TABLE		U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 12 OF 19 HSW ULT POWER	PPVCC S0 CPU 8 10 42 52 62 64 32A Max
C36	VCC		
C40	VCC		
C44	VCC		
C48	VCC		
C52	VCC		
C56	VCC		
E23	VDDQ		
E25	VDDQ		
E27	VDDQ		
E29	VDDQ		
E31	VDDQ		
E33	VDDQ		
E35	VDDQ		
E37	VDDQ		
E39	VDDQ		
E41	VCC		
E43	VCC		
E45	VCC		
E47	VCC		
E49	VCC		
E51	VCC		
E53	VCC		
E55	VCC		
E57	VCC		
F24	VCC		
F28	VCC		
F32	VCC		
F36	VCC		
F40	VCC		
F44	VCC		
F48	VCC		
F52	VCC		
F56	VCC		
G23	VCC		
G25	VCC		
G27	VCC		
G29	VCC		
G31	VCC		
G33	VCC		
G35	VCC		
G37	VCC		
G39	VCC		
G41	VCC		
G43	VCC		
G45	VCC		
G47	VCC		
G49	VCC		
G51	VCC		
G53	VCC		
G55	VCC		
G57	VCC		
H23	VCC		
J23	VCC		
K23	VCC		
K57	VCC		
L22	VCC		
M23	VCC		
M57	VCC		
P57	VCC		
U57	VCC		
W57	VCC		

CRITICAL OMIT TABLE

62 58 11	PP1V05_S0SW_PCH_HSIO	K9	VCCHSIO	U0500 HASWELL-ULT 2C+GT2 BGA-TSP SYM 13 OF 19	VCCSUS3	AH11	PP3V3_SUS	8 11 14 18 46 57 58 59 62 64	0.3mA Max[1]
42 38 24 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55	PP1V05_S0	N8	VCCIO		VCCRTC	AG10	PPVOUT_S0_PCH_DCPRTC	8 11 14 18 46 57 58 59	18mA Max
14 11	PP1V05_S0SW_PCH_VCCUSB3PLL	B18	VCCUSB3PLL		VCCSPI	Y8	PP3V3_SUS	8 11 14 18 46 57 58 59	18mA Max
12 11	PP1V05_S0SW_PCH_VCCSATA3PLL	B11	VCCSATA3PLL		VCCASW	AG14	PP1V05_S0	8 11 14 18 46 57 58 59	185mA Max[1]
11	PP1V05_S0_PCH_VCCAPLL_OPI	Y20	VCCAPLL	WF: RSVD on Sawtooth Peak rev 1.0	VCCAPLL	J11	PP1V05_S0	8 11 14 18 46 57 58 59	1499mA Max[1]
58 17 11	PP1V5_S0SW_AUDIO_HDA	AH14	VCCHDA		DCPSUSBY	AG19	PPVOUT_S5_PCH_DCPUSBY R	8 11 14 18 46 57 58 59	473mA Max[1]
62 59 58 57 46 18 14 11 8	PP3V3_SUS	AC9	VCCSUS3		VCCASW	AE9	PP1V05_S0	8 11 14 18 46 57 58 59	473mA Max[1]
42 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PP3V3_S5	AH10	VCCDSW3_3		DCPSUS1	AD10	NC		
42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PP3V3_S0	V8	VCC3		VCCSUS1	AD8	NC		
11	PP1V05_S0_PCH_VCC_ICC	J18	VCC1P05		VCC3	J15	PP1V5_S0	8 11 14 18 46 57 58 59 62 64	3mA Max
12 11	PP1V05_S0_PCH_VCCACKPLL	A20	VCCACKPLL		VCC3	K14	PP3V3_S0	8 11 14 18 46 57 58 59 62 64	1mA Max[1]
42 38 27 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	PP1V05_S0	J17	VCCCLK		VCC3	K16	PP3V3_S0	8 11 14 18 46 57 58 59 62 64	1mA Max[1]
62 59 58 57 46 18 14 11 8	PP3V3_SUS	AE20	VCCSUS3		VCC3	K16	PP3V3_S0	8 11 14 18 46 57 58 59 62 64	1mA Max[1]


SYNC MASTER=J41 MLB SYNC DATE=04/09/2013

CPU/PCH POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 8 OF 121
 SHEET: 8 OF 76




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	9 OF 121
		SHEET	9 OF 76

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8 PPVCC_S0_CPU



CPU VDDQ DECOUPLING


Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 8 PPVMEMIO_S0_CPU




DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		10 OF 121	
SHEET		10 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	12 OF 121
		SHEET	11 OF 76



CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2
BGA-TSP
SYM 5 OF 19

RTCX1	AW5	INTRUDER*
RTCX2	AY5	INTVRMEN
	AU6	SRTCST*
	AV7	RTCST*
	AV6	
	AU7	
	AW8	HDA_BCLK/I2S0_SCLK
	AV11	HDA_SYNC/I2S0_SFRM (IPD-PLTRST#)
	AU8	HDA_RST*/I2S_MCLK
	AY10	HDA_SDI0/I2S0_RXD
	AU12	HDA_SDI1/I2S1_RXD (IPD)
	AU11	HDA_SDO/I2S0_TXD (IPD-PLTRST#)
	AM10	HDA_DOCK_EN*/I2S1_TXD
	AV10	HDA_DOCK_RST*/I2S1_SFRM
	AY8	I2S1_SCLK
	AU6	PCH_TRST*
	AE62	PCH_TCK (IPD)
	AD61	PCH_TDI (IPU)
	AE61	PCH_TDO
	AD62	PCH_TMS (IPU)
	AL11	RSVD
	NC	RSVD
	AC4	RSVD
	AE63	JTAGX
	NC	RSVD
	AV2	RSVD

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2
BGA-TSP
SYM 6 OF 19

XTAL24_IN	A25	PCH_CLK24M XTALIN
XTAL24_OUT	B25	PCH_CLK24M XTALOUT
	RSVD	RSVD
	K21	RSVD
	M21	RSVD
	C26	PCH DIFFCLK BIASREF
	C35	PCH TESTLOW C35
	C34	PCH TESTLOW C34
	AK8	PCH TESTLOW AK8
	AL8	PCH TESTLOW AL8
	AN15	LPC_CLK24M SMC R
	AP15	LPC_CLK24M LPCPLUS R
	B35	TP ITPXDP_CLK100MN
	A35	TP ITPXDP_CLK100MP

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


PCH Audio/JTAG/SATA/CLK

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		13 OF 121
SHEET		12 OF 76




Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PP3V3_S0

R1375	100K	1	2	PCH_SATALED_L	12
R1340	100K	1	2	ENETSD_CLKREO_L	12
R1341	100K	1	2	CAMERA_CLKREO_L	12 31
R1342	100K	1	2	AP_CLKREO_L	12 29
R1343	100K	1	2	FW_CLKREO_L	12
R1344	100K	1	2	TBT_CLKREO_L	12 27
R1345	100K	1	2	SSD_CLKREO_L	12 30



SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.




SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 14 OF 121
SHEET: 13 OF 76



PCIe Port Assignments:

Thunderbolt lane 0

Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3

AirPort

Reserved: FireWire

SD Card Reader
(& Ethernet if combo)

Camera

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2 BGA-TSP
SYM 11 OF 19

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)

USB3 Port Assignments:

Ext A (SS)

Ext B (SS)

PP1V05_S0SW_PCH_VCCUSB3PLL

PCH_PCIE_RCOMP

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2 BGA-TSP
SYM 7 OF 19

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

PP3V3_SUS

PP3V3_SUS

R1580	100K	1	2	XDP_USB_EXT_A_OC_L	14 16 35
R1581	100K	1	2	XDP_USB_EXT_B_OC_L	14 16 61 65
R1582	100K	1	2	XDP_USB_EXT_C_OC_L	14 16
R1583	100K	1	2	XDP_USB_EXT_D_OC_L	14 16
R1548	1K	1	2	SPI_IO<2>	14
R1549	1K	1	2	SPI_IO<3>	14
R1590	100K	1	2	PCH_SMBALERT_L	14
R1591	100K	1	2	WOL_EN	14 64

SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 15 OF 121

SHEET: 14 OF 76


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:
 CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUB
 RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to BTLC




Component	Value	Pin	Device
R1610	100K	1	XDP PCH GPIO76
R1614	100K	2	XDP LPCPLUS GPIO
R1615	100K	2	XDP PCH GPIO17
R1616	100K	2	SD RESET L
R1617	100K	2	SMC WAKE SCI L
R1618	100K	2	TPAD SPI INT L
R1619	100K	2	TPAD USB IF EN
R1620	100K	2	SSD PWR EN
R1622	100K	2	HDD PWR EN
R1623	100K	2	XDP SDCONN STATE CHANGE L
R1624	100K	2	SD PWR EN
R1625	100K	2	TBT PWR EN
R1626	100K	2	XDP JTAG ISP TCK
R1627	100K	2	XDP JTAG ISP TDI
R1628	100K	2	JTAG TBT TMS
R1629	100K	2	PCH HSIO PWR EN
R1630	100K	2	TPAD SPI IF EN
R1632	100K	NO STUFF	SPIROM USE MLB
R1633	100K	2	CAMERA PWR EN PCH
R1634	100K	2	FW PWR EN
R1637	100K	2	SSD DEVS LP
R1638	100K	2	AP SOIX WAKE SEL
R1640	100K	2	FW PME L
R1652	10K	2	LPC SERIRO
R1670	100K	2	JTAG ISP TDO
R1691	100K	2	BT PWRST L
R1693	100K	2	ENET MEDIA SENSE
R1694	100K	2	LCD IRO L
R1695	100K	2	LCD PSR EN

CRITICAL OMIT TABLE

Component	Value	Pin	Device
U0500	HASWELL-ULT		
	2C+CT2		
	BGA-TSP		
	SYM 10 OF 19		
BMBUSY*/GPIO76		P1	
GPIO8		AU2	
LAN_PHY_PWR_CTRL/GPIO12		AM7	
GPIO15 (IPD-RSMRST#)		AD6	
GPIO16		Y1	
GPIO17		T3	
GPIO24		AD5	
GPIO27 (IPD-DeepSx)		AN5	
GPIO28		AD7	
GPIO26		AN3	
GPIO56		AG6	
GPIO57		AP1	
GPIO58		AL4	
GPIO59		AT5	
GPIO44		AK4	
GPIO47		AB6	
GPIO48		U4	
GPIO49		Y3	
GPIO50		P3	
HSIOPC/GPIO71		Y2	
GPIO13		AT3	
GPIO14		AH4	
GPIO25		AM4	
GPIO45		AG5	
GPIO46		AG3	
GPIO9		AM3	
GPIO10		AM2	
DEVS LP0*/GPIO33		P2	
SDIO_POWER_EN/GPIO70		C4	
DEVS LP1*/GPIO38		L2	
DEVS LP2*/GPIO39		N5	
SPKR/GPIO81 (IPD-PLTRST#)		V2	

Component	Value	Pin	Device
PM THRMTRIP L		D60	
TBT CIO PLUG EVENT		V4	
LPC SERIRO		T4	
PCH OPI_COMP		AW15	
PCH GSPIO CS L		R6	
PCH GSPIO CLK		L6	
PCH GSPIO MISO		N6	
PCH GSPIO MOSI		L8	
TPAD SPI CS L		R7	
TPAD SPI CLK		L5	
TPAD SPI MISO		N7	
TPAD SPI MOSI		K2	
AP SOIX WAKE L		J1	
HDMITBTMUX FLAG L		K3	
JTAG ISP TDO		J2	
AP RESET L		G1	
PCH UART1 RXD		K4	
PCH UART1 TXD		G2	
PCH UART1 RTS L		J3	
PCH UART1 CTS L		J4	
PCH I2C0 SDA		F2	
PCH I2C0 SCL		F3	
PCH I2C1 SDA		G4	
PCH I2C1 SCL		F1	
TBT POC RESET L		E3	
BT PWRST L		F4	
PCH STRP TOPBLK SWP L		D3	
ENET MEDIA SENSE		E4	
LCD IRO L		C3	
LCD PSR EN		E2	

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).



Pull-up on TBT page
 Requires connection to SMC via 1K series R

Component	Value	Pin	Device
PCH GSPIO CS L	R1660	100K	1
PCH GSPIO CLK	R1661	100K	1
PCH GSPIO MISO	R1662	100K	1
PCH GSPIO MOSI	R1663	100K	1
TPAD SPI CS L	R1664	47K	1
TPAD SPI CLK	R1665	47K	1
TPAD SPI MISO	R1666	47K	1
TPAD SPI MOSI	R1667	47K	1
AP SOIX WAKE L	R1668	100K	1
HDMITBTMUX FLAG L	R1669	100K	1
PCH UART1 RXD	R1672	100K	1
PCH UART1 TXD	R1673	100K	1
PCH UART1 RTS L	R1674	100K	1
PCH UART1 CTS L	R1675	100K	1
PCH I2C0 SDA	R1676	100K	1
PCH I2C0 SCL	R1677	100K	1
PCH I2C1 SDA	R1678	100K	1
PCH I2C1 SCL	R1679	100K	1


SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Extra BPM Testpoints

- 67 4 XDP BPM L<2> TP1802
- 67 4 XDP BPM L<3> TP1803
- 67 4 XDP BPM L<4> TP1804
- 67 4 XDP BPM L<5> TP1805
- 67 4 XDP BPM L<6> TP1806
- 67 4 XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



- 67 4 16 6 XDP CPU TDO R1810 51 1 2
 - 67 4 16 6 XDP CPU TCK R1813 51 2 1
- TDI and TMS are terminated in CPU.

D


D

C


C

PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.



CPU JTAG Isolation



B

B

A

A

Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIE*_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

- 67 4 16 12 PCH JTAGX R1899 1K 2 1
- 69 4 16 12 XDP PCH TDO R1890 51 2 1
- 69 4 16 12 XDP PCH TDI R1891 51 2 1
- 69 4 16 12 XDP PCH TMS R1892 51 2 1
- 69 4 16 12 XDP PCH TCK R1896 51 2 1
- 67 4 16 12 6 XDP CPUPCH TRST L R1897 51 2 1

SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	18 OF 121
		SHEET	16 OF 76

System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot
PP3V3 S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap



VCCST (1.05V S0) PWRGD




PCH PWROK Generation




PAGE TITLE		SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Chipset Support					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		19 OF 121		17 OF 76	

Platform Reset Connections




Scrub for Layout Optimization

GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!





Thunderbolt Pull-up/downs

Cactus Ridge GO2SX signal pulled-up to SUS rail




Power State Debug LEDs

(For development only)




TBT Aliases




RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



SYNC MASTER=J41_MLB SYNC DATE=02/15/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 20 OF 121

SHEET: 18 OF 76

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



VRef Dividers

Always used, regardless of margining option.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margined target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (= sourced)	+82uA - -82uA (= sourced)	+21uA - -21uA (= sourced)	+25uA - -25uA (= sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	

SYNC MASTER=J41 MLB SYNC DATE=02/12/2013

DDR3 VREF MARGINING


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 121
 SHEET: 19 OF 76


NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 23 OF 121	
		SHEET 20 OF 76	

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 24 OF 121	
		SHEET 21 OF 76	

LPDDR3 CHANNEL B (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 25 OF 121		SHEET 22 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (32-63)





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 26 OF 121		SHEET 23 OF 76	


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
LPDDR3 DRAM Termination			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 27 OF 121 SHEET 24 OF 76



CRITICAL
 OMIT_TABLE
 U2800
 CACTUSRIDGE4C
 FCBGA
 (SYM 1 OF 2)

MISC
 TP TBT MONDC0 AD23
 TP TBT MONDC1 AC24
 DEBUG: For monitoring current/voltage
 TBT MONOBSP W18
 TBT MONOBSN W16
 DEBUG: For monitoring clock
 TP TBT THERM_DP Y7
 Use A48 GND ball for THERM_DN

DISPLAYPORT
 DP TBT SNK0 ML P<3> E14
 DP TBT SNK0 ML N<3> D13
 DP TBT SNK0 ML P<2> E16
 DP TBT SNK0 ML N<2> D15
 DP TBT SNK0 ML P<1> E18
 DP TBT SNK0 ML N<1> D17
 DP TBT SNK0 ML P<0> E20
 DP TBT SNK0 ML N<0> D19
 DP TBT SNK0 AUXCH P A6
 DP TBT SNK0 AUXCH N B5
 DP TBT SNK0 HPD U6

PORTS
 DP TBT PA ML C P<1> A16
 DP TBT PA ML C N<1> B17
 DP TBT PA ML C P<3> A18
 DP TBT PA ML C N<3> B19
 DP TBT PA AUXCH C P F3
 DP TBT PA AUXCH C N F1
 DP TBT PA HPD H1
 TBT A HV_EN G2
 TBT A CIO_SEL M3
 TBT A DP_PWRDN H3

PORT2
 PB_CIO2_TX_P/DP_SRC_0_P R24
 PB_CIO2_TX_N/DP_SRC_0_N R24
 PB_CIO2_RX_P R22
 PB_CIO2_RX_N R22
 PB_CONFIG1/CIO_2_LSEO P1
 PB_CONFIG2/CIO_2_LSEO H5
 PB_CIO3_TX_P/DP_SRC_2_P W24
 PB_CIO3_TX_N/DP_SRC_2_N U24
 PB_CIO3_RX_P W22
 PB_CIO3_RX_N U22
 PB_LSTX/CIO_3_LSEO L6
 PB_LSRX/CIO_3_LSEO G6
 PB_DPSRC_1_P A20
 PB_DPSRC_1_N B21
 PB_DPSRC_3_P A22
 PB_DPSRC_3_N B23
 PB_AUX_P D1
 PB_AUX_N E2
 PB_DPSRC_HPD K3
 M1 TBT B HV_EN 64 71
 L2 TBT B CIO_SEL 64 71
 L4 TBT B DP_PWRDN 64 71

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

NOTE: The following pins require testpoints:
 0 - GPIO_13
 1 - GPIO_1
 2 - GPIO_2
 3 - GPIO_3
 4 - GPIO_5
 5 - PCIE_RST_1_N
 6 - PCIE_RST_2_N
 7 - PCIE_RST_3_N
 8 - GPIO_15
 9 - GPIO_11
 10 - GPIO_14
 11 - GPIO_0
 12 - GPIO_12
 13 - GPIO_10
 14 - PB_LSTX
 15 - PB_LSRX


SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM>
 REVISION <E4 LABEL>
 BRANCH <BRANCH>
 PAGE 28 OF 121
 SHEET 25 OF 76



EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
 Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTBSTFET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTBWRCTL (3.3V FET Input)
 - =PP1V05_TBT_P1V05TBTBSTFET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 (NONE)


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

TBT Power Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	30	OF	121
SHEET	27	OF	76

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V


Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A



SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
<E4LABEL>		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	32 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	28 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

Supervisor & CLKREQ# Isolation
Delay = 130 ms +/- 20%

PCIe Wake Muxing

BLUETOOTH


SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

Wireless Connector


Apple Inc.

DRAWING NUMBER	<SCH_NUM> D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	35 OF 121
SHEET	29 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
SSD Connector			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	37 OF 121
		SHEET	30 OF 76




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNCH_MASTER=J41_MLB SYNCH_DATE=04/02/2013

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4 LABEL>
 BRANCH: <BRANCH>
 PAGE: 39 OF 121
 SHEET: 31 OF 76



D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5


4

3


2

1

CAMERA SENSOR




SYNC_MASTER=J41_MLB		SYNC_DATE=03/20/2013	
Camera 2 of 2			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	40 OF 121
		SHEET	32 OF 76



SYNC_MASTER=MASTER		SYNC_DATE=07/01/2011	
SD READER CONNECTOR			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	44 OF 121		SHEET
	33 OF 76		

3.3V S3 SD Card Switch




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER		SYNC DATE=10/11/2010	
PAGE TITLE			
SD CONTROLLER (GL3219)		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux




SIGNAL_MODEL=MOJO_MUX_SMSC

SEL	OUTPUT
L	SMC (M)
H	USB (D)



APN: 514-0819


SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



IPD Flex Connector

CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J41 MLB		SYNC DATE=02/12/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76




NOTE:
 SMS Interrupt can be active high or low, rename net accordingly.
 If SMS interrupt is not used, pull up to SMC rail.

NOTE:
 Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	50 OF 121
		SHEET	37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz







SMC12 PECl Support




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 121
		SHEET	38 OF 76

41 39 37	SMC HS COMPUTING ISENSE	SMC HS COMPUTING ISENSE	37 39 41
42 39 37	SMC PBUS VSENSE	SMC PBUS VSENSE	37 39 42
41 39 37	SMC BMON ISENSE	SMC BMON ISENSE	37 39 41
41 39 37	SMC DCIN ISENSE	SMC DCIN ISENSE	37 39 41
42 39 37	SMC DCIN VSENSE	SMC DCIN VSENSE	37 39 42
43 39 37	SMC BMON DISCRETE ISENSE	SMC BMON DISCRETE ISENSE	37 39 43
42 39 37	SMC CPU ISENSE	SMC CPU ISENSE	37 39 42
41 39 37	SMC OTHER HI ISENSE	SMC OTHER HI ISENSE	37 39 41
43 39 37	SMC PANEL ISENSE	SMC PANEL ISENSE	37 39 43
41 39 37	SMC 1V2S3 ISENSE	SMC 1V2S3 ISENSE	37 39 41
41 39 37	SMC LCDBKLT ISENSE	SMC LCDBKLT ISENSE	37 39 41
42 39 37	SMC P3V3S5 ISENSE	SMC P3V3S5 ISENSE	37 39 42
41 39 37	SMC WLAN ISENSE	SMC WLAN ISENSE	37 39 41
41 39 37	SMC SSD ISENSE	SMC SSD ISENSE	37 39 41
41 39 37	SMC P3V3S0 ISENSE	SMC P3V3S0 ISENSE	37 39 41
41 39 37	SMC CAMERA ISENSE	SMC CAMERA ISENSE	37 39 41
	PP3V3 SOSW_SD	PP3V3 SD alias on page 103	
42 39 37	SMC P1V05S0 VSENSE	SMC P1V05S0 VSENSE	37 39 42
42 39 37	SMC CPUDDR ISENSE	SMC CPUDDR ISENSE	37 39 42
42 39 37	SMC P1V05S0 ISENSE	SMC P1V05S0 ISENSE	37 39 42
42 39 37	SMC CPU VSENSE	SMC CPU VSENSE	37 39 42
43 39 37	SMC CPUVR ADJUST ISENSE	SMC CPUVR ADJUST ISENSE	37 39 43
43 39 37	SMC CPU IMON ISENSE	SMC CPU IMON ISENSE	37 39 43
64 41 39 38 37 29	PP3V3 WLAN	PP3V3 WLAN	29 37 38 39 41 64

Top-Block Swap



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	<BRANCH>
		SHEET	52 OF 121
			39 OF 76



(* = Multiple options)

	J43	J41
Internal DP	Samsung LGD	Samsung LGD ADO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N Y	* Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y N	* N *
DVR - (Write: 0x4E Read: 0x4F)	Y Y	Y Y N

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

SMBus Connections


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
53 OF 121	
SHEET	
40 OF 76	


ICOR : COMPUTING High Side Current Sense

EDP Current : 12A
MAX Vdiff : 24 mV
GAIN : 100X




IOOR : OTHER High Side Current Sense

EDP Current : 10.75A
MAX Vdiff : 53.75 mV
GAIN : 50X




IROC : 3.3V S0 FET Current Sense

EDP Current : 1.02A
MAX Vdiff : 3.06 mV
GAIN : 1000X




IS2C : 3.3V Camera Current Sense

EDP Current : 0.82A
MAX Vdiff : 16.36 mV
GAIN : 200X




CHARGER BMON High Side Current Sense

ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A



DC-IN (AMON) Current Sense




Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO


IM3C :DDR 1V2 Current Sense (LPDDR + CPUDDR)

EDP Current : 7.57A
MAX Vdiff : 15.14 mV
GAIN : 200X
SENSE R : R7450 0.002R




IAPC :AirPort Current Sense

EDP Current : 1.00A
MAX Vdiff : 25 mV
GAIN : 100X




ISDC : SSD Current Sense

EDP Current : 3.00A
MAX Vdiff : 15 mV
GAIN : 200X



IBLC : LCD Backlight Driver Input Current Sense

EDP Current : 0.67A
MAX Vdiff : 0.06 mV
GAIN : 500X



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.003OHM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	


High Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 121
SHEET: 41 OF 76


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C :3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

55 OF 121


42 OF 76

ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)




ILDC : LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
 Vtl = 0.290mV = 0.687A from battery
 Hysteresis TBD based on RC value changes

Gain: 50x
 Scale: 2A / V
 Max VOut: 3.3V at 6.6A

CHGR_CSO_R_P/N are swapped on purpose to measure power into the system

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

Debug Sensors 1


Apple Inc.

Apple logo


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 56 OF 121
 SHEET: 43 OF 76


CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76

D

D

C


C

B


B

A


A



LPC+SPI Connector



SPI Bus Series Termination



SYNC MASTER=J41_MLB		SYNC DATE=04/02/2013	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	61 OF 121
		SHEET	46 OF 76


8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB

Right Speaker Connector



D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Audio: Speaker Amp			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 121
		SHEET	47 OF 76

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

13" SPECIFIC Battery Connector




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE: Battery Connector			
DRAWING NUMBER: <SCH_NUM>		SIZE: D	
REVISION: <E4LABEL>		BRANCH: <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 69 OF 121		SHEET: 48 OF 76	



Apple Inc.


MLB to LIO Power Cable Connector

CRITICAL
J7000
WTB-PWR-M82
M-RT-SM




Input impedance of 68K meets sparkitecture requirements for detection of B121 (16.5V)

CRITICAL
Q7010
SI5419DU
POWERPAK




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
DC-In & G3H Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
LPDDR3 Supply			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	74 OF 121
		SHEET	53 OF 76

1.05V S0 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 121		55 OF 76	



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 121
		SHEET	56 OF 76

1.8V S3 REGULATOR




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO





SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	78 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e


3.3V SUS Switch




1.05V PCH HSIO Switch




3.3V S3 Switch





3.3V S0 Switch



3.3V Sensor Switch



5V S0 Switch



SYNC MASTER=J41_MLB SYNC DATE=02/06/2013


Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76


S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

Table with 8 columns: State, SMC_ADAPTER_EN, SMC_PM_S3_ENABLE, SMC_S4_WAKE_SRC_EN, PM_STS_EN, PM_SLP_S3_L, PM_SLP_S4_L, PM_SLP_S5_L. Rows include Run (S0), Sleep (S3AC), Sleep (S3), Deep Sleep (S3AC), Deep Sleep (S4), Deep Sleep (S3AC), Deep Sleep (S5), Battery Off (S3BnAC), and Battery Off (S3Bn).


S0 Rail PGOOD (BJT Version)



1.5V Codec Enable




S0 Enables




Thresholds: VDD: 2.734V-3.010V, V2MON: 2.815V-3.099V, V3MON: 0.572V-0.630V, V4MON: 0.572V-0.630V


S0 Rail PGOOD Circuitry (ISL version used for development)




3.3V SUS Detect




CHGR VFRQ Generation



SUS Enables



Power Control block with Apple logo, drawing number <SCH_NUM> D, revision <E4LABEL>, and page 81 OF 121.




LCD Connector
Internal DP Connector: 518S0829

CRITICAL
J8300
20525-130E-01
P-RT-SM

LED Backlight I/F
↑
DisplayPort I/F
↓

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	95 OF 121
		SHEET	61 OF 76

IO Ports
A

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A A<5>	TRUE	MEM A CAA<0>	
=MEM A A<9>	TRUE	MEM A CAA<1>	
=MEM A A<6>	TRUE	MEM A CAA<2>	
=MEM A A<8>	TRUE	MEM A CAA<3>	
=MEM A A<7>	TRUE	MEM A CAA<4>	
=MEM A BA<2>	TRUE	MEM A CAA<5>	
MEM A CAA<6>	TRUE	MEM A CAA<6>	
=MEM A A<11>	TRUE	MEM A CAA<7>	
=MEM A A<15>	TRUE	MEM A CAA<8>	
=MEM A A<14>	TRUE	MEM A CAA<9>	
=MEM A A<13>	TRUE	MEM A CAB<0>	
=MEM A CAS L	TRUE	MEM A CAB<1>	
=MEM A WE L	TRUE	MEM A CAB<2>	
=MEM A RAS L	TRUE	MEM A CAB<3>	
=MEM A BA<0>	TRUE	MEM A CAB<4>	
=MEM A A<2>	TRUE	MEM A CAB<5>	
MEM A CAB<6>	TRUE	MEM A CAB<6>	
=MEM A A<10>	TRUE	MEM A CAB<7>	
=MEM A A<1>	TRUE	MEM A CAB<8>	
=MEM A A<0>	TRUE	MEM A CAB<9>	
MEM A ODT<0>	TRUE	MEM A ODT<0>	
TP LPDDR3 RSVD1	TRUE	TP LPDDR3 RSVD1	
TP LPDDR3 RSVD2	TRUE	TP LPDDR3 RSVD2	
=MEM B A<5>	TRUE	MEM B CAA<0>	
=MEM B A<9>	TRUE	MEM B CAA<1>	
=MEM B A<6>	TRUE	MEM B CAA<2>	
=MEM B A<8>	TRUE	MEM B CAA<3>	
=MEM B A<7>	TRUE	MEM B CAA<4>	
=MEM B BA<2>	TRUE	MEM B CAA<5>	
MEM B CAA<6>	TRUE	MEM B CAA<6>	
=MEM B A<11>	TRUE	MEM B CAA<7>	
=MEM B A<15>	TRUE	MEM B CAA<8>	
=MEM B A<14>	TRUE	MEM B CAA<9>	
=MEM B A<13>	TRUE	MEM B CAB<0>	
=MEM B CAS L	TRUE	MEM B CAB<1>	
=MEM B WE L	TRUE	MEM B CAB<2>	
=MEM B RAS L	TRUE	MEM B CAB<3>	
=MEM B BA<0>	TRUE	MEM B CAB<4>	
=MEM B A<2>	TRUE	MEM B CAB<5>	
MEM B CAB<6>	TRUE	MEM B CAB<6>	
=MEM B A<10>	TRUE	MEM B CAB<7>	
=MEM B A<1>	TRUE	MEM B CAB<8>	
=MEM B A<0>	TRUE	MEM B CAB<9>	
MEM B ODT<0>	TRUE	MEM B ODT<0>	
TP LPDDR3 RSVD3	TRUE	TP LPDDR3 RSVD3	
TP LPDDR3 RSVD4	TRUE	TP LPDDR3 RSVD4	

Command/Address	MAKE_BASE	MEM A	MEM B
=MEM A DO<0>	TRUE	MEM A DO<9>	
=MEM A DO<1>	TRUE	MEM A DO<12>	
=MEM A DO<2>	TRUE	MEM A DO<10>	
=MEM A DO<3>	TRUE	MEM A DO<11>	
=MEM A DO<4>	TRUE	MEM A DO<8>	
=MEM A DO<5>	TRUE	MEM A DO<13>	
=MEM A DO<6>	TRUE	MEM A DO<14>	
=MEM A DO<7>	TRUE	MEM A DO<15>	
=MEM A DO<8>	TRUE	MEM A DO<0>	
=MEM A DO<9>	TRUE	MEM A DO<1>	
=MEM A DO<10>	TRUE	MEM A DO<2>	
=MEM A DO<11>	TRUE	MEM A DO<7>	
=MEM A DO<12>	TRUE	MEM A DO<4>	
=MEM A DO<13>	TRUE	MEM A DO<5>	
=MEM A DO<14>	TRUE	MEM A DO<3>	
=MEM A DO<15>	TRUE	MEM A DO<6>	
=MEM A DO<16>	TRUE	MEM A DO<29>	
=MEM A DO<17>	TRUE	MEM A DO<28>	
=MEM A DO<18>	TRUE	MEM A DO<27>	
=MEM A DO<19>	TRUE	MEM A DO<31>	
=MEM A DO<20>	TRUE	MEM A DO<24>	
=MEM A DO<21>	TRUE	MEM A DO<25>	
=MEM A DO<22>	TRUE	MEM A DO<26>	
=MEM A DO<23>	TRUE	MEM A DO<30>	
=MEM A DO<24>	TRUE	MEM A DO<18>	
=MEM A DO<25>	TRUE	MEM A DO<21>	
=MEM A DO<26>	TRUE	MEM A DO<16>	
=MEM A DO<27>	TRUE	MEM A DO<23>	
=MEM A DO<28>	TRUE	MEM A DO<20>	
=MEM A DO<29>	TRUE	MEM A DO<19>	
=MEM A DO<30>	TRUE	MEM A DO<22>	
=MEM A DO<31>	TRUE	MEM A DO<17>	
=MEM A DO<32>	TRUE	MEM A DO<41>	
=MEM A DO<33>	TRUE	MEM A DO<44>	
=MEM A DO<34>	TRUE	MEM A DO<46>	
=MEM A DO<35>	TRUE	MEM A DO<47>	
=MEM A DO<36>	TRUE	MEM A DO<40>	
=MEM A DO<37>	TRUE	MEM A DO<45>	
=MEM A DO<38>	TRUE	MEM A DO<42>	
=MEM A DO<39>	TRUE	MEM A DO<43>	
=MEM A DO<40>	TRUE	MEM A DO<36>	
=MEM A DO<41>	TRUE	MEM A DO<37>	
=MEM A DO<42>	TRUE	MEM A DO<34>	
=MEM A DO<43>	TRUE	MEM A DO<39>	
MEM A DO<32>	TRUE	MEM A DO<32>	
=MEM A DO<45>	TRUE	MEM A DO<33>	
=MEM A DO<46>	TRUE	MEM A DO<35>	
=MEM A DO<47>	TRUE	MEM A DO<38>	
=MEM A DO<48>	TRUE	MEM A DO<52>	
=MEM A DO<49>	TRUE	MEM A DO<51>	
=MEM A DO<50>	TRUE	MEM A DO<48>	
=MEM A DO<51>	TRUE	MEM A DO<49>	
=MEM A DO<52>	TRUE	MEM A DO<53>	
=MEM A DO<53>	TRUE	MEM A DO<50>	
=MEM A DO<54>	TRUE	MEM A DO<54>	
=MEM A DO<55>	TRUE	MEM A DO<55>	
=MEM A DO<56>	TRUE	MEM A DO<58>	
=MEM A DO<57>	TRUE	MEM A DO<62>	
=MEM A DO<58>	TRUE	MEM A DO<60>	
=MEM A DO<59>	TRUE	MEM A DO<61>	
=MEM A DO<60>	TRUE	MEM A DO<59>	
=MEM A DO<61>	TRUE	MEM A DO<63>	
=MEM A DO<62>	TRUE	MEM A DO<57>	
=MEM A DO<63>	TRUE	MEM A DO<56>	
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	

Command/Address	MAKE_BASE	MEM B	MEM A
=MEM B DO<0>	TRUE	MEM B DO<12>	
=MEM B DO<1>	TRUE	MEM B DO<9>	
=MEM B DO<2>	TRUE	MEM B DO<10>	
=MEM B DO<3>	TRUE	MEM B DO<11>	
=MEM B DO<4>	TRUE	MEM B DO<13>	
=MEM B DO<5>	TRUE	MEM B DO<8>	
=MEM B DO<6>	TRUE	MEM B DO<14>	
=MEM B DO<7>	TRUE	MEM B DO<15>	
=MEM B DO<8>	TRUE	MEM B DO<0>	
=MEM B DO<9>	TRUE	MEM B DO<1>	
=MEM B DO<10>	TRUE	MEM B DO<2>	
=MEM B DO<11>	TRUE	MEM B DO<7>	
=MEM B DO<12>	TRUE	MEM B DO<4>	
=MEM B DO<13>	TRUE	MEM B DO<5>	
=MEM B DO<14>	TRUE	MEM B DO<6>	
=MEM B DO<15>	TRUE	MEM B DO<3>	
=MEM B DO<16>	TRUE	MEM B DO<28>	
=MEM B DO<17>	TRUE	MEM B DO<29>	
=MEM B DO<18>	TRUE	MEM B DO<30>	
=MEM B DO<19>	TRUE	MEM B DO<27>	
=MEM B DO<20>	TRUE	MEM B DO<24>	
=MEM B DO<21>	TRUE	MEM B DO<25>	
=MEM B DO<22>	TRUE	MEM B DO<31>	
=MEM B DO<23>	TRUE	MEM B DO<26>	
=MEM B DO<24>	TRUE	MEM B DO<20>	
=MEM B DO<25>	TRUE	MEM B DO<16>	
=MEM B DO<26>	TRUE	MEM B DO<23>	
=MEM B DO<27>	TRUE	MEM B DO<22>	
=MEM B DO<28>	TRUE	MEM B DO<21>	
=MEM B DO<29>	TRUE	MEM B DO<17>	
=MEM B DO<30>	TRUE	MEM B DO<18>	
=MEM B DO<31>	TRUE	MEM B DO<19>	
=MEM B DO<32>	TRUE	MEM B DO<44>	
=MEM B DO<33>	TRUE	MEM B DO<41>	
=MEM B DO<34>	TRUE	MEM B DO<42>	
=MEM B DO<35>	TRUE	MEM B DO<43>	
=MEM B DO<36>	TRUE	MEM B DO<45>	
=MEM B DO<37>	TRUE	MEM B DO<40>	
=MEM B DO<38>	TRUE	MEM B DO<46>	
=MEM B DO<39>	TRUE	MEM B DO<47>	
=MEM B DO<40>	TRUE	MEM B DO<32>	
MEM B DO<33>	TRUE	MEM B DO<33>	
=MEM B DO<42>	TRUE	MEM B DO<34>	
=MEM B DO<43>	TRUE	MEM B DO<39>	
=MEM B DO<44>	TRUE	MEM B DO<36>	
=MEM B DO<45>	TRUE	MEM B DO<37>	
=MEM B DO<46>	TRUE	MEM B DO<38>	
=MEM B DO<47>	TRUE	MEM B DO<35>	
=MEM B DO<48>	TRUE	MEM B DO<57>	
=MEM B DO<49>	TRUE	MEM B DO<56>	
=MEM B DO<50>	TRUE	MEM B DO<60>	
=MEM B DO<51>	TRUE	MEM B DO<59>	
=MEM B DO<52>	TRUE	MEM B DO<63>	
=MEM B DO<53>	TRUE	MEM B DO<62>	
=MEM B DO<54>	TRUE	MEM B DO<58>	
=MEM B DO<55>	TRUE	MEM B DO<61>	
=MEM B DO<56>	TRUE	MEM B DO<49>	
=MEM B DO<57>	TRUE	MEM B DO<51>	
=MEM B DO<58>	TRUE	MEM B DO<48>	
=MEM B DO<59>	TRUE	MEM B DO<53>	
=MEM B DO<60>	TRUE	MEM B DO<52>	
=MEM B DO<61>	TRUE	MEM B DO<55>	
=MEM B DO<62>	TRUE	MEM B DO<50>	
=MEM B DO<63>	TRUE	MEM B DO<54>	
=MEM B DOS P<0>	TRUE	MEM B DOS P<1>	
=MEM B DOS N<0>	TRUE	MEM B DOS N<1>	
=MEM B DOS P<1>	TRUE	MEM B DOS P<0>	
=MEM B DOS N<1>	TRUE	MEM B DOS N<0>	
=MEM B DOS P<2>	TRUE	MEM B DOS P<3>	
=MEM B DOS N<2>	TRUE	MEM B DOS N<3>	
=MEM B DOS P<3>	TRUE	MEM B DOS P<2>	
=MEM B DOS N<3>	TRUE	MEM B DOS N<2>	
=MEM B DOS P<4>	TRUE	MEM B DOS P<5>	
=MEM B DOS N<4>	TRUE	MEM B DOS N<5>	
=MEM B DOS P<5>	TRUE	MEM B DOS P<4>	
=MEM B DOS N<5>	TRUE	MEM B DOS N<4>	
MEM B DOS P<6>	TRUE	MEM B DOS P<6>	
MEM B DOS N<6>	TRUE	MEM B DOS N<6>	

SYNC MASTER=J41 MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 102 OF 121

SHEET 63 OF 76

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector

FUNC_TEST	Pin
TRUE PP3V3 WLAN (Need 6 TPs)	29 37 38 39 41
TRUE WIFI EVENT L	29 37 38
TRUE PCIE AP R2D N	29 69
TRUE PCIE AP R2D P	29 69
TRUE PCIE CLK100M AP N	12 29 69
TRUE PCIE CLK100M AP P	12 29 69
TRUE PCIE AP D2R P	14 29 69
TRUE PCIE AP D2R N	14 29 69
TRUE PCIE WAKE L	13 29 31
TRUE AP RESET CONN L	29
TRUE AP CLKREQ O L	29
TRUE USB BT CONN P	29 68
TRUE USB BT CONN N	29 68
TRUE PP3V3 S4	23 33 36 38 39 58 62

(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST	Pin
TRUE PP3V3 S0SW SSD FLT (Need 5 TPs)	30
TRUE PCIE SSD R2D N<3..0>	30 67
TRUE PCIE SSD R2D P<3..0>	30 67
TRUE PP3V3 S0	62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
TRUE SSD RESET CONN L	30
TRUE SSD CLKREQ CONN L	30
TRUE SMC OOB1 R2D CONN L	30
TRUE SMC OOB1 D2R CONN L	30
TRUE SSD PCIE SEL L	16 30
TRUE SSD DEVS LP	15 30
TRUE SSD PWRFAIL WARN L	15 30
TRUE SSD PWR EN	15 30 58 59
TRUE PCIE SSD D2R N<3..0>	12 30 67
TRUE PCIE SSD D2R P<3..0>	12 30 67
TRUE PCIE CLK100M SSD N	12 30 67
TRUE PCIE CLK100M SSD P	12 30 67

(Need to add 6 GND TPs)

J4002: Camera Connector

FUNC_TEST	Pin
TRUE MIPI CLK CONN N	32 72
TRUE MIPI CLK CONN P	32 72
TRUE CAM SENSOR WAKE L CONN	32
TRUE MIPI DATA CONN N	32 72
TRUE MIPI DATA CONN P	32 72
TRUE SMBUS SMC 1 S0 SDA	14 32 37 40 43 44 69
TRUE SMBUS SMC 1 S0 SCL	14 32 37 40 43 44 69
TRUE I2C CAM SCK	32
TRUE I2C CAM SDA	32
TRUE PP5V S3RS0 ALSCAM F (Need 1BD TPs)	32

(Need to add 1BD GND TPs)

J6100: LPC+SPI Connector

FUNC_TEST	Pin
TRUE PP3V42 G3H	48
TRUE PP5V S0	32 33 35 36 37 38 43
TRUE LPC CLK24M LPCPLUS	32 33 35 36 37 38 43
TRUE LPC AD<3..0>	14 37 46 69
TRUE SPI ALT MOSI	46
TRUE XDP LPCPLUS GPIO	15 16 46
TRUE LPCPLUS RESET L	18 46 69
TRUE SMC TDO	37 38 46
TRUE TP SMC TRST L	46
TRUE TP SMC MD1	46
TRUE SMC TX L	37 38 46
TRUE SPI ALT MISO	46
TRUE LPC FRAME L	14 37 46 69
TRUE SPIROM USE MLB	15 46
TRUE PM CLKRUN L	13 37 46
TRUE SPI ALT CLK	46
TRUE SPI ALT CS L	46
TRUE LPC SERIRQ	15 37 46
TRUE LPC PWRDWN L	13 37 46
TRUE SMC TDI	37 38 46
TRUE SMC TCK	37 38 46
TRUE SMC RESET L	37 38 46 60
TRUE SMC ROMBOOT	38 46
TRUE SMC RX L	37 38 46
TRUE SMC TMS	37 38 46

(Need to add 6 GND TPs)

J6000: Fan Connector

FUNC_TEST	Pin
TRUE PP5V S0	36 37 38 63 65
TRUE FAN RT TACH	45
TRUE FAN RT PWM	45

(Need to add 1 GND TP)

J4800: IPD Flex Connector

FUNC_TEST	Pin
TRUE SMC L1D	36 37 38 63 65
TRUE TPAD SPI MISO R	36
TRUE USB TPAD P	14 36 68
TRUE USB TPAD N	14 36 68
TRUE TPAD SPI CLK R	36
TRUE TPAD WAKE L	36
TRUE TPAD SPI MOSI R	36
TRUE PP3V3 S4 IPD	36
TRUE TPAD SPI CS R L	36
TRUE TPAD SPI IF EN CONN	36
TRUE TPAD SPI INT S4 WAKE L CONN	36
TRUE PP5V S4 IPD	36
TRUE TPAD USB IF EN CONN	36
TRUE SMBUS SMC 3 SDA	36 37 40 44 73
TRUE SMBUS SMC 3 SCL	36 37 40 44 73
TRUE SMC LSOC RST L	36 38
TRUE PP3V42 G3H	17 30 35 36 37 38 40 46 49 50
TRUE SMC ONOFF L	36 37 38

(Need to add 5 GND TPs)

J7000: DC-In Connector

FUNC_TEST	Pin
TRUE PPDICIN G3H (Need 4 TPs)	41 50 62 64
TRUE PP5V S4RS3 (Need 3 TPs)	32 35 47 49 54 55 58 62

(Need to add 5 GND TPs)

J6404: Speaker Connector

FUNC_TEST	Pin
TRUE SPKRAMP ROUT P	47 74
TRUE SPKRAMP ROUT N	47 74

(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST	Pin
TRUE PPVBAT G3H CONN (Need 4 TPs)	48 50
TRUE SMBUS SMC 5 G3 SCL	37 40 48 50 73
TRUE SMBUS SMC 5 G3 SDA	37 40 48 50 73
TRUE SYS DETECT L	48

(Need to add 4 GND TPs near J7050 and 1 for shield)

J8300: Internal DP Connector

FUNC_TEST	Pin
TRUE PPHV S0SW LCDBKLT (Need 2 TPs)	56 60 62
TRUE LED RETURN 6	56 60
TRUE LED RETURN 5	56 60
TRUE LED RETURN 4	56 60
TRUE LED RETURN 3	56 60
TRUE LED RETURN 2	56 60
TRUE LED RETURN 1	56 60
TRUE DP INT HPD CONN	60
TRUE I2C TCON SDA R	60
TRUE I2C TCON SCL R	60
TRUE PP3V3 S0SW LCD UF (Need 2 TPs)	60
TRUE DP INT AUX CH C N	60 67
TRUE DP INT AUX CH C P	60 67
TRUE DP INT ML P<0>	60 67
TRUE DP INT ML N<0>	60 67

(Need to add 5 GND TPs)

J7715: KB BKLT Connector

FUNC_TEST	Pin
TRUE KBDLED ANODE	56
TRUE KBDLED FB	56

(Need to add 2 GND TPs)

J1800: XDP Connector (Only a subset are needed for FCT HVM test fixture)

FUNC_TEST	Pin
TRUE XDP CPU TCK	6 16 67
TRUE XDP PCH TCK	12 16 69
TRUE XDP CPU TDI	6 16 67
TRUE XDP CPU TDO	6 16 67
TRUE XDP CPUPCH TRST L	6 12 16 67
TRUE XDP CPU TMS	6 16 67
TRUE XDP PCH TMS	12 16 69
TRUE XDP PCH TDI	12 16 69
TRUE XDP PCH TDO	12 16 69
TRUE XDP CPU PREQ L	6 16 67
TRUE XDP CPU PRDY L	6 16 67
TRUE XDP CPU VCCST PWRGD	16
TRUE PM RSMRST L	13 59
TRUE XDP SYS PWROK	16
TRUE PM SYSRST L	13 17 37
TRUE CPU CFG<3>	6 16 67
TRUE PP1V05 S0	6 8 11 15 16 17 27 38 42 51 55

(Need to add 2 GND TPs)

Misc Voltages & Control Signals

FUNC_TEST	Pin
TRUE PPBUS G3H	27 41 42 49 50 56 62
TRUE PPVIN S4SW TBTBST FET	27 62
TRUE PPBUS S5 HS COMPUTING ISNS	41 51 52 53 55 62
TRUE PPDICIN G3H	49 50 62 64
TRUE PP3V42 G3H	17 30 35 36 37 38 40 46 49 50
TRUE PPVRTC G3H	8 12 13 17 62
TRUE PP3V3 S5	8 11 12 15 16 17 18 28 29 34 42
TRUE PP3V3 SUS	8 11 14 18 46 57 58 59 62
TRUE PP3V3 S3	15 18 19 33 36 40 41 58 62
TRUE PP3V3 S0	62 64 65 71
TRUE PP3V3 S0SW SSD	30 41 62
TRUE PP1V5 S0	8 57 58 59 62
TRUE PP1V05 S0	6 8 11 15 16 17 27 38 42 51 55
TRUE PP1V5 TBT	27 28 62
TRUE PP3V3 TBTLC	15 17 25 26 27 62
TRUE PP1V05 TBTLC	26 27 62
TRUE PPVCC S0 CPU	8 10 42 52 62
TRUE PP1V05 TBTCLIO	26 27 62
TRUE PPBUS S5 HS OTHER ISNS	41 54 62
TRUE PPDICIN G3H ISOL	42 49 50 62
TRUE PP3V3 S4	29 33 36 38 39 58 62 64

(Need to add 27 GND TPs)

NO_TEST MAKE_BASE	Pin
NC PCIE CLK100M SDP	64
NC PCIE CLK100M SDN	64
NC PCIE CLK100M FWP	64
NC PCIE CLK100M FWN	64
NC PCIE FW D2RP	64
NC PCIE FW D2RN	64
NC PCIE FW R2D CP	64
NC PCIE FW R2D CN	64
NC USB IRP	64
NC USB IRN	64
NC USB CAMERAP	64
NC USB CAMERAN	64
NC USB SDP	64
NC USB SDN	64
DP INT ML C P<3..1>	67
DP INT ML C N<3..1>	67
NC HDA SDIN1	64
NC PCI PME L	64
NC CLINK CLK	64
NC CLINK DATA	64
NC CLINK RESET L	64
NC SMC SYS LED	64
NC IR RX OUT RC	64
NC USB SMCN	64
NC SMC GFX OVERTEMP	64
NC SMC GFX THROTTLE L	64
NC SMC FAN 1 CTL	64
NC SMC FAN 1 TACH	64
NC SMC FAN 5 CTL	64
NC ENET ASF GPIO	64
NC SMC MPM5 LED PWR	64
NC SMC MPM5 LED CHG	64
NC SMC T25 EN L	64
NC SMC DP HPD L	64
NC SMBUS SMC 4 ASF SCL	64
NC SMBUS SMC 4 ASF SDA	64
NC BDV BKL PWM	64
TBT B R2D C P<1..0>	25
TBT B R2D C N<1..0>	25
TBT B D2R P<1..0>	25
TBT B D2R N<1..0>	25
NC TBT B LSTX	25
NC DP TBTBP ML CP<3..1:2>	64 71
NC DP TBTBP ML CN<3..1:2>	64 71
NC DP TBTBP AUXCH CP	64 71
NC DP TBTBP AUXCH CN	64 71
TP DP TBTSRC ML CP<3>	25
TP DP TBTSRC ML CN<3>	25
TP DP TBTSRC ML CP<2>	25
TP DP TBTSRC ML CN<2>	25
NC DP TBTSRC ML CP<1>	25 64
NC DP TBTSRC ML CN<1>	25 64
TP DP TBTSRC ML CP<0>	25
TP DP TBTSRC ML CN<0>	25
NC DP TBTSRC AUXCH CP	25 64
NC DP TBTSRC AUXCH CN	25 64

Unused nets with offpage
(Nets with offpages not used on this project)

HDD PWR EN	15
WOL EN	14
BT PWRST L	15
HDMITBTMUX FLAG L	15
FW PWR EN	15
FW PME L	15
ENET MEDIA SENSE	15
LCD PSR EN	15
LCD IRO L	15
ODD PWR EN L	13
ENET LOW PWR	13
AUD IP PERIPHERAL DET	13
AUD I2C INT L	13
AUD IPHS SWITCH EN	13

DRAWING NUMBER: J41 MLB		SYNC DATE=02/01/2013	
Apple Inc.		DRAWING NUMBER	<SCH_NUM> D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	104 OF 121
		SHEET	64 OF 76

Functional Test Points

SD Card Aliases

J9500: LIO Connector		MAKE_BASE	
FUNC_TEST			
TRUE PP3V42_G3H	17 20 25 26 37 38 40 46 49 50	68 65 34 14 USB3_SD_D2R_P	== TRUE USB3_SD_D2R_P 14 34 65 68
TRUE PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	68 65 34 14 USB3_SD_D2R_N	== TRUE USB3_SD_D2R_N 14 34 65 68
TRUE PP1V5_S0SW_AUDIO	58 61	68 65 34 14 USB3_SD_R2D_C_P	== TRUE USB3_SD_R2D_C_P 14 34 65 68
TRUE SYS_ONEWIRE	37 61	68 65 34 14 USB3_SD_R2D_C_N	== TRUE USB3_SD_R2D_C_N 14 34 65 68
TRUE SMC_BC_ACOK	37 38 50 61		
TRUE USB_PWR_EN	35 59 61	65 39 37 34 15 PP3V3_S0SW_SD	== PP3V3_S0SW_SD 15 34 37 39 65
TRUE SMBUS_SMC_2_S3_SDA	37 40 61 73		(MAKE_BASE=TRUE on page 45)
TRUE SMBUS_SMC_2_S3_SCL	37 40 61 73		
TRUE SPKRAMP_SHDN_L	47 61		
TRUE FINSTACKSNS_ALERT_L	39 61		
TRUE SPKRAMP_INR_N	47 61 74		
TRUE SPKRAMP_INR_P	47 61 74		
TRUE USB_EXTB_N	14 61 68		
TRUE USB_EXTB_P	14 61 68		
TRUE PP5V_S0_ALT_AUD_LDO_EN	61		
TRUE SMC_LID	36 37 38 61 64		
TRUE HDA_SDOUT	12 61 69		
TRUE HDA_BIT_CLK	12 61 69		
TRUE HDA_SDINO	12 61 69		
TRUE XDP_USB_EXTB_OC_L	14 16 61		
TRUE HDA_RST_L	12 61 69		
TRUE HDA_SYNC	12 61 69		
TRUE USB3_EXTB_D2R_RC_P	61 65 68		
TRUE USB3_EXTB_D2R_RC_N	61 65 68		
TRUE USB3_EXTB_R2D_P	61 65 68		
TRUE USB3_EXTB_R2D_N	61 65 68		
TRUE AUD_PWR_EN	13 59 61		

(Need to add 5 GND TPs)

Bead Probes

68 61 14	USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
68 61 14	USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
68 65 61	USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
68 65 61	USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
68 61 14	USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
68 61 14	USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
68 65 61	USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
68 65 61	USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC_MASTER=J41_MLB		SYNC_DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS		BOARD AREAS			BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM		NO_TYPE, BGA, MEM_TERM			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS		SYNC DATE=10/24/2012	
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	110 OF 121
		SHEET	66 OF 76

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT	6 38
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	
	CPU_45S	CPU_ITP	XDP_DBRESET L	6 16 17
	CPU_45S	CPU_ITP	XDP_CPU_PRDY L	6 16 64
	CPU_45S	CPU_ITP	XDP_CPU_PREQ L	6 16 64
	CPU_27P4S	CPU_COMP	EDP_COMP	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
CPU_CATER_L	CPU_45S	CPU_ITP	CPU_CFG<11..0>	6 16 64
	CPU_45S	CPU_AGTL	CPU_CATER_L	6 37
	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU_PROCHOT_L	6 37 38 51
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6
PM_THERMTRIP_L	CPU_45S	CPU_SMIL	PM_THERMTRIP_L	15 18
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	
DPLL_REF_CLKP	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	
DPLL_REF_CLKN	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	
ITPCPU_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	
ITPCPU_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	
ITPXDPU_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	ITPXDPU_CLK100M_P	
ITPXDPU_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	ITPXDPU_CLK100M_N	
XDP_CPU_CLK100M_P	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	
XDP_CPU_CLK100M_N	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16 64
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16 64
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16 64
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16 64
XDP_TRST_L	CPU_45S	CPU_ITP	XDP_CPU_PUPCH_TRST_L	6 13 16 64
XDP_BM_L	CPU_45S	CPU_ITP	XDP_BM_L<1..0>	6 16
	CPU_45S	CPU_ITP	XDP_BM_L<7..2>	6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	
	CPU_45S	CPU_ITP	CPU_CFG<15..12>	6 16
(FSB_CPUREST_L)	CPU_45S	CPU_ITP	XDP_CPURST_L	16
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	6 51
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	6 51
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	
CPU_VDDO_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P	
CPU_VDDO_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	
CPU_SVIDALERT_L	CPU_45S	CPU_COMP	CPU_VIDALERT_L	6 51
CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDSCLK	6 51
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	6 51
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<3..0>	12 30
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<3..0>	30 64
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<3..0>	30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<3..0>	
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<3..0>	12 30 64
PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<3..0>	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 30 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 30 64
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0_ML_N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0_ML_C_P<3..0>	5 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK0_ML_C_N<3..0>	5 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0_AUXCH_N	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0_AUXCH_C_P	13 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK0_AUXCH_C_N	13 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1_ML_P<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1_ML_N<3..0>	25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1_ML_C_P<3..0>	5 18 25
DP_TBT_ML	DP_80D	DP_TX	DP_TBT_SNK1_ML_C_N<3..0>	5 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1_AUXCH_P	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1_AUXCH_N	25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1_AUXCH_C_P	13 18 25
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBT_SNK1_AUXCH_C_N	13 18 25
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_C_P<3..0>	6 60 64
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_C_N<3..0>	6 60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	60 64
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_P	5 60
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUXCH_C_N	5 60

PCIe SSD

DP

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 111 OF 121

SHEET 67 OF 76

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_TX	*	*	USB3_2OTHER	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*	*	USB3_2OTHER	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCH_SATA_ICOMP	SATA_80D	SATA_ICOMP	PCH_SATAICOMP
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
USB_BT	USB_80D	USB	USB_BT_P
USB_BT	USB_80D	USB	USB_BT_N
USB_80D	USB_80D	USB	USB_BT_CONN_P
USB_80D	USB_80D	USB	USB_BT_CONN_N
USB_80D	USB_80D	USB	USB_BT_WAKE_P
USB_80D	USB_80D	USB	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB	USB_TPAD_P
USB_TPAD	USB_80D	USB	USB_TPAD_N
USB_80D	USB_80D	USB	USB_TPAD_CONN_P
USB_80D	USB_80D	USB	USB_TPAD_CONN_N
USB_80D	USB_80D	USB	TPAD_SPI_MOSI_USB_P
USB_80D	USB_80D	USB	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N
USB_SDCARD	USB_80D	USB	USB_SDCARD_P
USB_SDCARD	USB_80D	USB	USB_SDCARD_N
SPI_45S	SPI	SPI	TPAD_SPI_MOSI
SPI_45S	SPI	SPI	TPAD_SPI_MISO
SPI_45S	SPI	SPI	TPAD_SPI_CLK
USB_EXT_A	USB_80D	USB	USB_EXT_A_P
USB_EXT_A	USB_80D	USB	USB_EXT_A_N
UART_45S	UART	UART	SMC_DEBUGPRT_TX_L
UART_45S	UART	UART	SMC_DEBUGPRT_RX_L
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_P
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_N
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_F_P
USB2_EXT_A	USB_80D	USB	USB2_EXT_A_MUXED_F_N
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_P
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_N
USB_80D	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_F_P
USB_80D	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_F_N
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_F_P
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_F_N
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_P
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_N
USB_EXT_B	USB_80D	USB	USB_EXT_B_P
USB_EXT_B	USB_80D	USB	USB_EXT_B_N
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_P
USB3_EXT_B_RX	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_N
USB_80D	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_RC_P
USB_80D	USB_80D	USB3_PCH_RX	USB3_EXT_B_D2R_RC_N
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_P
USB3_EXT_B_TX	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_N
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_C_P
USB_80D	USB_80D	USB3_PCH_TX	USB3_EXT_B_R2D_C_N
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_N
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_P
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_N
USB_80D	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
USB_80D	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N
USB_80D	USB_80D	USB3_PCH_TX	USB3_SD_R2D_P
USB_80D	USB_80D	USB3_PCH_TX	USB3_SD_R2D_N
PCH_USB_RBBIAS	PCH_USB_RBBIAS		PCH_USB_RBBIAS
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_P
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK96M_DOT_N
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_P
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK100M_SATA_N
PCH_DIFFECLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXT_A nets (Right USB port)

USB EXT_B nets (Left USB port)

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PCH Constraints 1			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	112 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?	DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?	DP_2OTHERHS	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?	DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 37 46 64
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 37 46 64
LPC_45S	LPC_45S	LPC	LPCPLUS RESET L	18 46 64
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 37
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	17 37
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS	17 46 64
	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R	17 37
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK	14 16 19 25 40 56
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA	14 16 19 25 40 56
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SML_PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SML_PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	11 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	11 32 37 40 43 44 64
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK	12 61 65
HDA_45S	HDA_45S	HDA	HDA BIT CLK R	12
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 61 65
HDA_45S	HDA_45S	HDA	HDA SYNC R	12
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12
HDA_45S	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_SDINO	HDA_45S	HDA	HDA_SDINO	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT	12 61 65
HDA_45S	HDA_45S	HDA	HDA_SDOUT R	12 17
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
CLK_SLOW_45S	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	37 38
SPT_CLK	SPT_45S	SPT	SPI_CLK_R	14 46
SPT_45S	SPT_45S	SPT	SPI_CLK	46
SPT_45S	SPT_45S	SPT	SPI_MOSTI_R	14 46
SPT_45S	SPT_45S	SPT	SPI_MOSTI	46
SPT_45S	SPT_45S	SPT	SPI_MISO	14 46
SPT_45S	SPT_45S	SPT	SPI_MISO_R	46
SPT_45S	SPT_45S	SPT	SPI_CS0_R_L	14 46
SPT_45S	SPT_45S	SPT	SPI_CS0_L	46
SPT_45S	SPT_45S	SPT	SPI_SMC_CLK	37 46
SPT_45S	SPT_45S	SPT	SPI_SMC_MOSTI	37 46
SPT_45S	SPT_45S	SPT	SPI_SMC_MISO	37 46
SPT_45S	SPT_45S	SPT	SPI_SMC_CS_L	37 46
SPT_45S	SPT_45S	SPT	SPI_MLB_CLK	46
SPT_45S	SPT_45S	SPT	SPI_MLB_MOSTI	46
SPT_45S	SPT_45S	SPT	SPI_MLB_MISO	46
SPT_45S	SPT_45S	SPT	SPI_MLB_CS_L	46
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	29 64
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	29 64
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	14 29
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	14 29 64
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	14 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	12 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	12 29 64
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	14 25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	25
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 25
CLK_PCIE_80D	CLK_PCIE	CLK_PCIE	PEG_CLK100M_P	
CLK_PCIE_80D	CLK_PCIE	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	BCH_45S	BCH_ITP	XDP_PCH_TDI	12 16 64
XDP_TDO	BCH_45S	BCH_ITP	XDP_PCH_TDO	12 16 64
XDP_TMS	BCH_45S	BCH_ITP	XDP_PCH_TMS	12 16 64
XDP_TCK	BCH_45S	BCH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P	14 32
PCIE_CAMERA	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N	14 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P	31 32
PCIE_80D	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N	31 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P	12 32
PCIE_CLK100M_CAMERA	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32
CLK_PCIE_80D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
CLK_PCIE_80D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1	
SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	17
	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R	14 75
	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1	34

SYNC MASTER=J41_MLB SYNC DATE=12/14/2012

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 113 OF 121

SHEET 69 OF 76

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 63
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 20 24 63
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 63
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 63
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 63
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 63
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 63
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 63
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 63
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 63
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 63
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 63
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 20 24 63
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 21 24 63
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 63
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 63
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 63
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 63
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 21 63
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 63
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 63
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 63
MEM_PWR			PP1V2 S3	17 19 20 21 22 23 42
MEM_PWR			PP0V6 S3 MEM VREFCA A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFDO A	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFCA B	18 19 20 21
MEM_PWR			PP0V6 S3 MEM VREFDO B	18 19 20 21

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

Apple Inc.

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 121

SHEET: 70 OF 76

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
	DP_80D	DP_TX	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTDE_80D	TBTDR_RX	TBT A D2R C P<1..0>
	TBTDE_80D	TBTDR_RX	TBT A D2R C N<1..0>
TBT_A_D2R1	TBTDE_80D	TBTDR_RX	TBT A D2R P<1>
TBT_A_D2R1	TBTDE_80D	TBTDR_RX	TBT A D2R N<1>
TBT_A_D2R0	TBTDE_80D	TBTDR_RX	TBT A D2R P<0>
TBT_A_D2R0	TBTDE_80D	TBTDR_RX	TBT A D2R N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC P
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC N
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
	DP_80D	DP_TX	DP B LSX ML P<1>
	DP_80D	DP_TX	DP B LSX ML N<1>
	TBTDE_80D	TBTDR_RX	TBT B D2R C P<1..0>
	TBTDE_80D	TBTDR_RX	TBT B D2R C N<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>
	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC P
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
115 OF 121		71 OF 76	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
	S2_MEM_PWR		P1V35 CAM
	S2_MEM_PWR		P0V675 CAM VREF
	S2_MEM_PWR		P0V675 MEM CAM VREFCA
	S2_MEM_PWR		P0V675 MEM CAM VREFDO

SYNC MASTER=J41 MLB SYNC DATE=01/30/2013

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 121
 SHEET: 72 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	50
	2TO1_DIFFPAIR		CHGR_CSI_R_P	50
	2TO1_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	50
	2TO1_DIFFPAIR		CHGR_CSO_R_P	43 50
	2TO1_DIFFPAIR		CHGR_CSO_R_N	43 50

D

D

C


C

B

B

A

A

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		117 OF 121	
		SHEET	
		73 OF 76	

8

7

6

5

4

3

2

1

J11/J13 Specific Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 42 52
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P R 42 43
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N R 42 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISUM R N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 42 55
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 42 55
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 43 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 43 44
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 47
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 47
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SPKR OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
	SB_POWER		PP3V3 S5 57 58 59 60 62 64 65 66 68 69 70 71 72 73 74 75 76 77 78
	SB_POWER		PP3V3 S0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
	GND		GND
	GND		GND

SYNC MASTER=J41 MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 121
 SHEET: 74 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
R130 SDDATA	SD_45SE		SDCONN DATA<0..3>	33 34
R130 SDCLK	SD_45SE		SDCONN CLK	33 34
R130	SD_45SE		SDCONN WP	33 34
R130	SD_45SE		SDCONN CMD	33 34
R130	SD_45SE		SDCONN DETECT L	33 34
R130	SD_45SE	SPT	SD SPI CLK	34
R130	SD_45SE	SPT	SD SPI CS L	34
R130	SD_45SE	SPT	SD SPI MOSI	34
R130	SD_45SE	SPT	SD SPI MISO	34
R130	CLK_25M_45S		SDCLK CLK 25M X1	
R130	CLK_25M_45S		SDCLK CLK25M X2 R	34 69

D

D

C


C

B

B

A

A

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	SHEET
		119 OF 121	75 OF 76

8

7

6

5

4

3

2

1

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

Reference
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 121 OF 121
SHEET: 76 OF 76