

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J92 MLB NEWARK - DVT

11/21/2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	(.cna)	Contents	Sync	Date
1	1	Table of Contents	MASTER	MASTER
2	2	BOM Configuration	J43_MLB	10/24/2012
3	3	J92 BOM Variants	J43_MLB	10/24/2012
4	4	PD PARTS	J43_MLB	10/24/2012
5	5	CPU GFX/DC TEST	J92_WILL	04/10/2013
6	6	CPU Misc/JTAG/CFG/RSVD	J92_WILL	04/10/2013
7	7	CPU DDR3/LPDDR3 Interfaces	J92_LS_MLB	07/17/2013
8	8	CPU/PCH POWER	J92_DEVMLB	10/01/2013
9	9	CPU/PCH GROUNDS	J92_WILL	04/10/2013
10	10	CPU Decoupling	J92_DEVMLB	10/01/2013
11	11	PCH Decoupling	J92_DEVMLB	09/23/2013
12	12	PCH Audio/JTAG/SATA/CLK	J92_WILL	04/10/2013
13	13	PCH PM/PCI/GFX	J92_WILL	04/10/2013
14	14	PCH PCIe/USB/LPC/SPI/SMBus	J92_DEVMLB	06/28/2013
15	15	PCH GPIO/MISC/LPIO	J92_DEVMLB	08/14/2013
16	16	CPU/PCH Merged XDP	J92_DEVMLB	09/16/2013
17	17	Chipset Support	J92_DEVMLB	06/28/2013
18	18	Project Chipset Support	J92_DEVMLB	08/01/2013
19	19	LPDDR3 VREF MARGINING	J92_DEVMLB	06/28/2013
20	20	LPDDR3 DRAM Channel A (0-63)	(MASTER)	(MASTER)
21	21	LPDDR3 DRAM Channel B (0-63)	(MASTER)	(MASTER)
22	22	WIFI/BT: MODULE	J72_MLB	11/13/2012
23	23	SSD Support	J92_DEVMLB	09/11/2013
24	24	Camera 1 of 2	J92_DEVMLB	07/24/2013
25	25	Camera 2 of 2	J92_DEVMLB	10/10/2013
26	26	Low Speed MUXing	J92_DEVMLB	07/08/2014
27	27	High Speed MUXing	DEV_MLB	04/17/2014
28	28	Host Port Micro	DEV_LIO	04/30/2014
29	29	E85 FLEX CONNECTOR	DEV_MLB	04/17/2014
30	30	Keyboard & Trackpad Conn	J92_DEVMLB	03/26/2014
31	31	SMC	J92_DEVMLB	10/11/2013
32	32	SMC Shared Support	J92_DEVMLB	10/11/2013
33	33	SMC Project Support	J43_MLB	10/24/2012
34	34	SMBus Connections	J43_MLB	10/24/2012
35	35	Voltage & Current Sensing	J92_DEVMLB	02/07/2014
36	36	Temperature Sensing	J92_DEVMLB	09/12/2013
37	37	SPI+SWD Debug Connector	J92_DEVMLB	07/23/2013

Page	(.cna)	Contents	Sync	Date
38	38	Audio:Left Speaker Amps	J92_DEVMLB	09/19/2013
39	39	Audio:Right Speaker Amps	J92_DEVMLB	09/19/2013
40	40	AUDIO: CONNECTORS	CARA_J92	04/17/2014
41	41	Battery Connector	J43_MLB	10/24/2012
42	42	3.3V G3Hot Regulator	J92_WILL	02/04/2013
43	43	PBus Supply & Battery Charger	J92_DEVMLB	04/04/2014
44	44	CPU VR12.6 VCC Regulator IC	J43_MLB	10/09/2012
45	45	CPU VR12.5 VCC Power Stage	DEV_MLB	04/17/2014
46	46	LPDDR3 Supply	J92_DEVMLB	04/04/2014
47	47	5V & 3.3V Power Supplies	DEV_MLB	04/17/2014
48	48	1.05V S0 Power Supply	J92_DEVMLB	04/04/2014
49	49	LCD Backlight Driver	J92_DEVMLB	10/01/2013
50	50	Misc Power Supplies	J92_DEVMLB	04/04/2014
51	51	Power FETs	J92_DEVMLB	07/24/2013
52	52	Power Control	J92_DEVMLB	09/20/2013
53	53	eDP Display Connector	J92_DEVMLB	09/25/2013
54	54	SSD Controller (1 of 4)	J92_SSD	02/11/2014
55	55	SSD Controller (2 of 4)	J92_SSD	10/10/2013
56	56	SSD Controller (3 of 4)	J92_SSD	02/11/2014
57	57	SSD Controller (4 of 4)	J92_SSD	10/10/2013
58	58	SSD NAND Flash & ROM	J92_SSD	10/07/2013
59	59	SSD SR, Power, & Debug	J92_DEVMLB	02/12/2014
60	60	Power Aliases	J43_MLB	10/24/2012
61	61	Memory Signal Swaps	(MASTER)	(MASTER)
62	62	J92 Signal Aliases	J92_DEVMLB	07/08/2014
63	63	Func Test / No Test	J92_DEVMLB	07/08/2014
64	64	Project FCT/NC/Aliases	J41_MLB	10/24/2012
65	65	PCB Rule Definitions	J43_MLB	10/24/2012
66	66	CPU Constraints	J92_DEVMLB	07/08/2014
67	67	PCH Constraints 1	DEV_MLB	04/17/2014
68	68	PCH Constraints 2	DEV_MLB	04/17/2014
69	69	Memory Constraints	J92_LS_MLB	05/07/2013
70	70	NAND CONSTRAINTS	MASTER	11/16/2011
71	71	Camera Constraints	J92_DEVMLB	08/01/2013
72	72	SMC Constraints	J92_DEVMLB	09/11/2013
73	73	Project Specific Constraints	J92_DEVMLB	04/08/2014
74	74	Reference	J92_DEVMLB	07/15/2013
75	75	Debug Support	MASTER	MASTER

ALIASES RESOLVED

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00107	1	SCHEM,MLB-NEWARK,J92	SCH	CRITICAL	
820-00045	1	PCBF,MLB-NEWARK,J92	PCB	CRITICAL	

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, CCSAK, MLB_MISC, MLB_DEBUG:ENG, MLB_PROGPARTS, EQ:4CH
MLB_MISC	CAM_FREQ:24M, CAM_XTAL:NO, EDP, RSMRST:SMC, PGOODS:SLP_S4, SSD_LPSR:S3
MLB_DEBUG:ENG	XDP_CONN, XDP, HPMBB:SSP0, HPMVBUS:VDET
MLB_DEBUG:PVT	XDP_CONN, XDP, HPMBB:SSP0, HPMVBUS:VDET
MLB_DEBUG:PROD	XDP

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DRAM:HYN_2GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_2GB
DRAM:HYN_4GB_QDP	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB_QDP
DRAM:HYN_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:HYNIX_4GB
DRAM:HYN_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:H, DRAM_TYPE:HYNIX_8GB
DRAM:ELP_2GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_2GB
DRAM:ELP_4GB_QDP	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB_QDP
DRAM:ELP_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:ELPIDA_4GB
DRAM:ELP_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:H, DRAM_TYPE:ELPIDA_8GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4638	1	IC,MCU,LPC11137,128KB/12KB,TFBGA48	U4600	CRITICAL	HPM:BLANK
341S00190	1	IC,HPM (VXXX) DVT,X261	U4600	CRITICAL	HPM:PROG
338S1231	1	IC,SMC12-B1,40MHZ/50DMIPS MCU,7X7,168BGA	U5000	CRITICAL	SMC:BLANK
341S00031	1	IC,SMC-B1,EXTERNAL (VXXXX) PROTO2A, J92	U5000	CRITICAL	SMC:PROG
335S1009	1	64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO	U6100	CRITICAL	BOOTROM_WIN:BLANK
335S1010	1	64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S1029	1	64 MBIT SPI QUAD I/O FLASH,CSP,3.3V,QUAD IO	U6100	CRITICAL	BOOTROM_MIC:BLANK
341S00191	1	EPI ROM,MLB (VXXX) DVT,X261	U6100	CRITICAL	BOOTROM:PROG
335S0948	1	IC,SPI SERIAL FLASH,64M BITS,1.8V,MLBGA	U8800	CRITICAL	SSDROM_WIN:BLANK
335S0966	1	IC,SPI SERIAL FLASH,64M BITS,1.8V,MLCSP	U8800	CRITICAL	SSDROM_MAC:BLANK
341S00091	1	S1-X SSD BOOTROM, U164	U8800	CRITICAL	SSDROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00054	1	IC,CPU,BW,0GKE,05,E0,2/2,0.8,4.5W,.8,B1234	U0500	CRITICAL	CPU:0.8GHZ
337S00099	1	IC,CPU,BW,0GZE,FRQ,F0,2/2,1.1,5W,.85,B1234	U0500	CRITICAL	CPU:1.1GHZ
337S00098	1	IC,CPU,BW,0GZV,FRQ,F0,2/2,1.2,5W,.9,B1234	U0500	CRITICAL	CPU:1.2GHZ
337S00097	1	IC,CPU,BW,0GZ8,FRQ,F0,2/2,1.3,5W,.9,B1234	U0500	CRITICAL	CPU:1.3GHZ
946-3892	1	J11/J13 MLB DYNAM ADHESIVE 29993-SC 0.40	GLUE	CRITICAL	
825-7995	1	LABEL,BARCODE,2D,1D,CONFIG,MLB,X261	LABEL		

SSD POP Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S0243	1	POP,S1-X CONTROLLER+4GBITS ELP,841B,FCBGA	U8400	CRITICAL	SSDRAM:A0_ELP
339S0244	1	POP,S1-X CONTROLLER+4GBITS HYN,841B,FCBGA	U8400	CRITICAL	SSDRAM:A0_HYN
685-00003	1	POP,MLB,S1X-A1,ELP-4GBIT,X261	U8400	CRITICAL	SSDRAM:A1_ELP
685-00004	1	POP,MLB,S1X-A1,HYN-4GBIT,X261	U8400	CRITICAL	SSDRAM:A1_HYN
338S1288	1	IC,S1-X,CONTROLLER,A1,841(312)B,FCSP	SSD_CTRL	CRITICAL	S1X:A1
338S00055	1	IC,S1-X,CONTROLLER,A2,841(312)B,FCBGA	SSD_CTRL	CRITICAL	S1X:A2
333S0733	1	IC,LPDDR2,128MX32,1.2V,ELPIDA 28NM,312B	SSD_DRAM	CRITICAL	S1X_DRAM:ELPIDA
333S0694	1	IC,LPDDR2,128MX32,1.2V,HYNIX 29NM,312B	SSD_DRAM	CRITICAL	S1X_DRAM:HYNIX
870-00878	1	TAPE,CONDUCTIVE,SSD,REEL,X261	SSD_TAPE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-6486	2	IC,SDRAM,LPDDR-1600,8GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S00028	2	IC,SDRAM,LPDDR-1600,16GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:HYNIX_4GB_QDP
998-6453	2	IC,SDRAM,LPDDR-1600,8GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:ELPIDA_2GB
998-6454	2	IC,SDRAM,LPDDR-1600,16GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:ELPIDA_4GB_QDP
333S0730	2	IC,SDRAM,LPDDR-1600,16GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0731	2	IC,SDRAM,LPDDR-1600,32GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0740	2	IC,SDRAM,LPDDR-1600,16GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0741	2	IC,SDRAM,LPDDR-1600,32GBIT,253B FBGA	U2300,U2500	CRITICAL	DRAM_TYPE:ELPIDA_8GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S00074	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEP alt for Diodes dual
376S1089	376S1128		ALL	NEP alt for Diodes single
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
128S0393	128S0334		ALL	Kemet alt to Sanyo
372S0186	372S0185		ALL	NEP alt to Diodes
376S1053	376S0604		ALL	Diodes alt to Fairchild
197S0590	197S0588		ALL	Epson alt to TSC
197S0591	197S0588		ALL	NEK alt to TSC
107S0249	107S0251		ALL	TYT alt to Cytotec
138S0789	138S0941		ALL	Samsung alt to Murata
333S0700	333S0704		ALL	Hynix CAM DRAM alt to Elpida
333S00016	333S0704		ALL	Elpida new die CAM DRAM alt
333S00030	333S0704		ALL	Hynix new die CAM DRAM alt
339S0243	339S0244		ALL	Elpida SSD DRAM alt to Hynix
335S0948	335S0966		ALL	Wisbond alt to Macronix
128S0631	128S0351		ALL	NEC alt to Sanyo
128S00008	128S0380		ALL	NEC alt to Sanyo
311S00007	311S0426		ALL	Sanyo alt to NEC
311S00008	311S0271		ALL	Samsung alt to Murata
311S00018	311S0409		ALL	Diodes alt to NEP
740S00004	740S0134		ALL	Kemet alt to Sanyo
740S00005	740S0190		ALL	Polytronics alt to Wayon
128S0296	128S0487		ALL	Sanyo alt to NEC
128S00012	128S0487		ALL	BOHM alt to NEC
128S00025	128S0469		ALL	Kemet alt to Sanyo
128S0374	128S0469		ALL	NEC alt to Sanyo
376S00007	376S1179		ALL	AOS alt to Vishay
376S1080	376S0820		ALL	Diodes alt to Onsemi
376S00036	376S1194		ALL	Vishay alt to Onsemi
376S00037	376S1193		ALL	Vishay alt to Onsemi
685-00004	685-00003	SSDRAM:A1_ELP	ALL	Hynix SSD DRAM alt to Elpida
337S00061	337S00054	CPU:0.8GHZ	ALL	2.60 turbo CPU alt to 2.00

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 3	CFG 2
2GB	0	0
4GB QDP	0	1
4GB DDP	1	0
8GB	1	1

SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

PAGE: 2 OF 130
 SHEET: 2 OF 75

8

7

6

5

4

3

2

1

Top level BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-6568	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6569	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6570	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6571	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6572	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6573	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6574	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6575	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6576	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6577	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6578	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6579	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI FCC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP
639-6580	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6581	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6582	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6583	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6584	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6585	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6586	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6587	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6588	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6589	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6590	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6591	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI ETSI,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:ETSI,SSDRAM:A1_ELP
639-6592	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6593	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6594	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6595	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6596	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6597	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6598	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6599	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6600	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6601	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6602	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6603	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI APAC,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:APAC,SSDRAM:A1_ELP
639-6604	PCBA,MLB,1.1GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6605	PCBA,MLB,1.1GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6606	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6607	PCBA,MLB,1.1GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.1GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6608	PCBA,MLB,1.2GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6609	PCBA,MLB,1.2GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6610	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6611	PCBA,MLB,1.2GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.2GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6612	PCBA,MLB,1.3GHZ,EL 8GB,SAND 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6613	PCBA,MLB,1.3GHZ,EL 8GB,SAND 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:SAND_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6614	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 256G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP
639-6615	PCBA,MLB,1.3GHZ,EL 8GB,TOSH 512G,WIFI IND,J92	ALTERNATE,CMN,CPU:1.3GHZ,DRAM:ELP_8GB,NAND:TOSH_512GB_1Y_128GBIT,WIFI:IND,SSDRAM:A1_ELP

Partial & development BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00014	CMN PTS,PCBA,MLB-NEWARK,J92	MLB_COMMON
685-00003	POP,MLB,SIX-A2,ELP-4GBIT,X261	SIX:A2,SIX_DRAM:ELPIDA
685-00004	POP,MLB,SIX-A2,HYN-4GBIT,X261	SIX:A2,SIX_DRAM:HYNIX
939-00043	PCBA,MLB,NO CPU,EL 8GB,TOSH 256G,WIFI FCC,X261	ALTERNATE,CMN,DRAM:ELP_8GB,NAND:TOSH_256GB_1Y_128GBIT,WIFI:FCC,SSDRAM:A1_ELP

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,BT:PROG,SMC:PROG,SSDROM:PROG,HPM:PROG

Common BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00014	1	CMN PTS,PCBA,MLB-NEWARK,J92	CMNPTS	CRITICAL	CMN

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00196	1	BT ROM (VXX) DVT,2MBIT,X261	U3570	CRITICAL	BT:PROG
341S00197	1	WIFI ROM (PXXXX) DVT,WW1,X261	U3580	CRITICAL	WIFI:FCC
341S00198	1	WIFI ROM (PXXXX) DVT,WW2,X261	U3580	CRITICAL	WIFI:ETSI
341S00199	1	WIFI ROM (PXXXX) DVT,WW3,X261	U3580	CRITICAL	WIFI:APAC
341S00200	1	WIFI ROM (PXXXX) DVT,IND,X261	U3580	CRITICAL	WIFI:IND

SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

J92 BOM Variants

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 3 OF 130
SHEET: 3 OF 75

8

7

6

5


4

3

2


1

WIFI EMI CAN




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-7064	1	CAN,EMI,WIFI,X261	SH0400	CRITICAL	

CPU EMI CAN





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-00112	1	CAN,EMI,CPU,X261	SH0401	CRITICAL	

DRAM EMI CAN & SLOTS




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-00400	1	CAN,EMI,DRAM,TALL,X261	SH0402	CRITICAL	


SSD EMI FENCE & CAN




CPU Heat Spreader Bosses



E85 BTB Connector Boss



SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PD PARTS			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 4 OF 130	SHEET 4 OF 75

D

D

C

C

B

B


A

A

DDI Port Assignments:

TBT Sink 0


TBT Sink 1
(MUXed with HDMI
if necessary)



eDP Port Assignment:


Internal panel

PPVCOMP_S0_CPU



MCP Daisy-Chain Strategy:

Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.



SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

CPU GFX/DC TEST


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	5 OF 130		
SHEET	5 OF 75		

D

D



C

C


B

B

TBD: Confirm w/ Intel which still apply for BDW-Y


CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



A

A



SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 6 OF 130

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SHEET: 6 OF 75



CRITICAL OMIT TABLE

U0500
BROADWELL-MOBILE-Y-B
BGA
(3 OF 20)

MEMORY CHANNEL A

61	MEM A DQ<0>	CT17	SA_DQ0	CG4	MEM A CLK N<0>	20 69
61	MEM A DQ<1>	CV17	SA_DQ1	CG2	MEM A CLK P<0>	20 69
61	MEM A DQ<2>	CN14	SA_DQ2	CC4	MEM A CLK N<1>	20 69
61	MEM A DQ<3>	CP15	SA_DQ3	CC6	MEM A CLK P<1>	20 69
61	MEM A DQ<4>	CN16	SA_DQ4			
61	MEM A DQ<5>	CR16	SA_DQ5	CH11	MEM A CKE<0>	20 69
61	MEM A DQ<6>	CM13	SA_DQ6	CH9	MEM A CKE<1>	20 69
61	MEM A DQ<7>	CV15	SA_DQ7	CA12	MEM A CKE<2>	20 69
61	MEM A DQ<8>	CT13	SA_DQ8	CA10	MEM A CKE<3>	20 69
61	MEM A DQ<9>	CP13	SA_DQ9			
61	MEM A DQ<10>	CP10	SA_DQ10	CA4	MEM A CS L<0>	20 69
61	MEM A DQ<11>	CM10	SA_DQ11	CA2	MEM A CS L<1>	20 69
61	MEM A DQ<12>	CN12	SA_DQ12			
61	MEM A DQ<13>	CV13	SA_DQ13	CA6	MEM A ODT<0>	20 61 69
61	MEM A DQ<14>	CV10	SA_DQ14			
61	MEM A DQ<15>	CT10	SA_DQ15	CE2	=MEM A RAS L	61
61	MEM A DQ<16>	CT25	SA_DQ16	CE4	=MEM A WE L	61
61	MEM A DQ<17>	CP25	SA_DQ17	CC8	=MEM A CAS L	61
61	MEM A DQ<18>	CN22	SA_DQ18			
61	MEM A DQ<19>	CP23	SA_DQ19	CB5	=MEM A BA<0>	61 69
61	MEM A DQ<20>	CN24	SA_DQ20	CC2	MEM A CAB<6>	20 61 69
61	MEM A DQ<21>	CV25	SA_DQ21	CF11	=MEM A BA<2>	61
61	MEM A DQ<22>	CV23	SA_DQ22			
61	MEM A DQ<23>	CT23	SA_DQ23	CE8	=MEM A A<0>	61
61	MEM A DQ<24>	CN20	SA_DQ24	CE12	=MEM A A<1>	61
61	MEM A DQ<25>	CN18	SA_DQ25	CF5	=MEM A A<2>	61
61	MEM A DQ<26>	CT21	SA_DQ26	CE10	TP LPDDR3 RSVD1	61
61	MEM A DQ<27>	CT19	SA_DQ27	CG8	TP LPDDR3 RSVD2	61
61	MEM A DQ<28>	CP19	SA_DQ28	CG6	=MEM A A<5>	61
61	MEM A DQ<29>	CP21	SA_DQ29	CH3	=MEM A A<6>	61
61	MEM A DQ<30>	CV19	SA_DQ30	CE6	=MEM A A<7>	61
61	MEM A DQ<31>	CV21	SA_DQ31	CB9	=MEM A A<8>	61
61	MEM A DQ<32>	BU2	SA_DQ32	CC12	=MEM A A<9>	61
61	MEM A DQ<33>	BW2	SA_DQ33	CF3	=MEM A A<10>	61
61	MEM A DQ<34>	BW6	SA_DQ34	CG12	=MEM A A<11>	61
61	MEM A DQ<35>	BU4	SA_DQ35	CH5	MEM A CAA<6>	20 61 69
61	MEM A DQ<36>	BW4	SA_DQ36	CB3	=MEM A A<13>	61
61	MEM A DQ<37>	BT3	SA_DQ37	CF9	=MEM A A<14>	61
61	MEM A DQ<38>	BU6	SA_DQ38	CG10	=MEM A A<15>	61
61	MEM A DQ<39>	BT5	SA_DQ39			
61	MEM A DQ<40>	BN2	SA_DQ40	CU16	MEM A DOS N<0>	61 69
61	MEM A DQ<41>	BR2	SA_DQ41	CR12	MEM A DOS N<1>	61 69
61	MEM A DQ<42>	BN6	SA_DQ42	CR24	MEM A DOS N<2>	61 69
61	MEM A DQ<43>	BN4	SA_DQ43	CR20	MEM A DOS N<3>	61 69
61	MEM A DQ<44>	BR6	SA_DQ44	BV3	MEM A DOS N<4>	61 69
61	MEM A DQ<45>	BR4	SA_DQ45	BP3	MEM A DOS N<5>	61 69
61	MEM A DQ<46>	BM5	SA_DQ46	BV9	MEM A DOS N<6>	20 61 69
61	MEM A DQ<47>	BM3	SA_DQ47	BP9	MEM A DOS N<7>	61 69
61	MEM A DQ<48>	BT11	SA_DQ48			
61	MEM A DQ<49>	BU10	SA_DQ49	CT15	MEM A DOS P<0>	61 69
61	MEM A DQ<50>	BW12	SA_DQ50	CU12	MEM A DOS P<1>	61 69
61	MEM A DQ<51>	BW10	SA_DQ51	CU24	MEM A DOS P<2>	61 69
61	MEM A DQ<52>	BW8	SA_DQ52	CU20	MEM A DOS P<3>	61 69
61	MEM A DQ<53>	BW8	SA_DQ53	BV5	MEM A DOS P<4>	61 69
61	MEM A DQ<54>	BU12	SA_DQ54	BP5	MEM A DOS P<5>	61 69
61	MEM A DQ<55>	BT9	SA_DQ55	BV11	MEM A DOS P<6>	20 61 69
61	MEM A DQ<56>	BN8	SA_DQ56	BP11	MEM A DOS P<7>	61 69
61	MEM A DQ<57>	BR8	SA_DQ57			
61	MEM A DQ<58>	BN12	SA_DQ58	AP13	CPU DIMM VREFCA	19
61	MEM A DQ<59>	BN10	SA_DQ59	AU14	CPU DIMMA VREFDO	19
61	MEM A DQ<60>	BR12	SA_DQ60	AT13	CPU DIMMB VREFDO	19
61	MEM A DQ<61>	BR10	SA_DQ61			
61	MEM A DQ<62>	BM11	SA_DQ62	CC14	TP ULX_DDR VCCDDQ6	64
61	MEM A DQ<63>	BM9	SA_DQ63			

CRITICAL OMIT TABLE

U0500
BROADWELL-MOBILE-Y-B
BGA
(4 OF 20)

MEMORY CHANNEL B

61	MEM B DQ<0>	BK3	SB_DQ0	AW6	MEM B CLK N<0>	21 64 69
61	MEM B DQ<1>	BK5	SB_DQ1	AW4	MEM B CLK P<0>	21 64 69
61	MEM B DQ<2>	BK6	SB_DQ2	AP11	MEM B CLK N<1>	21 69
61	MEM B DQ<3>	BJ2	SB_DQ3	AP9	MEM B CLK P<1>	21 69
61	MEM B DQ<4>	BJ4	SB_DQ4			
61	MEM B DQ<5>	BJ6	SB_DQ5	BA2	MEM B CKE<0>	21 69
61	MEM B DQ<6>	BG2	SB_DQ6	BA4	MEM B CKE<1>	21 69 69
61	MEM B DQ<7>	BG4	SB_DQ7	AR8	MEM B CKE<2>	21 69
61	MEM B DQ<8>	BF3	SB_DQ8	AP5	MEM B CKE<3>	21 69
61	MEM B DQ<9>	BF5	SB_DQ9			
61	MEM B DQ<10>	BC6	SB_DQ10	AR10	MEM B CS L<0>	21 64 69
61	MEM B DQ<11>	BE2	SB_DQ11	AT11	MEM B CS L<1>	21 64 69
61	MEM B DQ<12>	BE4	SB_DQ12			
61	MEM B DQ<13>	BE6	SB_DQ13	AU10	MEM B ODT<0>	21 61 69
61	MEM B DQ<14>	BC2	SB_DQ14			
61	MEM B DQ<15>	BC4	SB_DQ15	BA10	=MEM B RAS L	61
61	MEM B DQ<16>	BE10	SB_DQ16	AW12	=MEM B WE L	61
61	MEM B DQ<17>	BC10	SB_DQ17	AW10	=MEM B CAS L	61
61	MEM B DQ<18>	BE8	SB_DQ18			
61	MEM B DQ<19>	BC8	SB_DQ19	AY11	=MEM B BA<0>	61
61	MEM B DQ<20>	BF11	SB_DQ20	BA12	MEM B CAB<6>	21 64 69
61	MEM B DQ<21>	BC12	SB_DQ21	AU2	=MEM B BA<2>	61
61	MEM B DQ<22>	BE12	SB_DQ22			
61	MEM B DQ<23>	BF9	SB_DQ23	AT9	=MEM B A<0>	61
61	MEM B DQ<24>	BG10	SB_DQ24	AR4	=MEM B A<1>	61
61	MEM B DQ<25>	BG12	SB_DQ25	AU8	=MEM B A<2>	61
61	MEM B DQ<26>	BJ8	SB_DQ26	AR6	TP LPDDR3 RSVD3	61
61	MEM B DQ<27>	BJ10	SB_DQ27	AT5	TP LPDDR3 RSVD4	61
61	MEM B DQ<28>	BG8	SB_DQ28	AT3	=MEM B A<5>	61
61	MEM B DQ<29>	BG10	SB_DQ29	BA8	=MEM B A<6>	61
61	MEM B DQ<30>	BK9	SB_DQ30	AY3	=MEM B A<7>	61
61	MEM B DQ<31>	BK11	SB_DQ31	AW2	=MEM B A<8>	61
61	MEM B DQ<32>	AM1	SB_DQ32	AY5	=MEM B A<9>	61
61	MEM B DQ<33>	AM2	SB_DQ33	AY9	=MEM B A<10>	61
61	MEM B DQ<34>	AJ3	SB_DQ34	AU4	=MEM B A<11>	61
61	MEM B DQ<35>	AM5	SB_DQ35	AU6	MEM B CAA<6>	21 61 69
61	MEM B DQ<36>	AM3	SB_DQ36	AW8	=MEM B A<13>	61
61	MEM B DQ<37>	AJ1	SB_DQ37	BA6	=MEM B A<14>	61
61	MEM B DQ<38>	AJ5	SB_DQ38	AA9	=MEM B A<15>	61
61	MEM B DQ<39>	AH4	SB_DQ39	AR2	=MEM B A<15>	61
61	MEM B DQ<40>	AG3	SB_DQ40			
61	MEM B DQ<41>	AG1	SB_DQ41	BH5	MEM B DOS N<0>	61 64 69
61	MEM B DQ<42>	AD2	SB_DQ42	BD5	MEM B DOS N<1>	61 69
61	MEM B DQ<43>	AE3	SB_DQ43	BD11	MEM B DOS N<2>	61 69
61	MEM B DQ<44>	AE1	SB_DQ44	BH11	MEM B DOS N<3>	61 69
61	MEM B DQ<45>	AG5	SB_DQ45	AK2	MEM B DOS N<4>	61 69
61	MEM B DQ<46>	AD4	SB_DQ46	AF2	MEM B DOS N<5>	61 69
61	MEM B DQ<47>	AE5	SB_DQ47	AK8	MEM B DOS N<6>	21 61 69
61	MEM B DQ<48>	AM9	SB_DQ48	AF8	MEM B DOS N<7>	61 69
61	MEM B DQ<49>	AM7	SB_DQ49			
61	MEM B DQ<50>	AH8	SB_DQ50	BH3	MEM B DOS P<0>	61 64 69
61	MEM B DQ<51>	AJ9	SB_DQ51	BD3	MEM B DOS P<1>	61 69
61	MEM B DQ<52>	AM11	SB_DQ52	BD9	MEM B DOS P<2>	61 69
61	MEM B DQ<53>	AJ7	SB_DQ53	BH9	MEM B DOS P<3>	61 69
61	MEM B DQ<54>	AJ11	SB_DQ54	AK4	MEM B DOS P<4>	61 69
61	MEM B DQ<55>	AH10	SB_DQ55	AF4	MEM B DOS P<5>	61 69
61	MEM B DQ<56>	AE11	SB_DQ56	AK10	MEM B DOS P<6>	21 61 69
61	MEM B DQ<57>	AG7	SB_DQ57	AF10	MEM B DOS P<7>	61 69
61	MEM B DQ<58>	AE7	SB_DQ58			
61	MEM B DQ<59>	AE9	SB_DQ59			
61	MEM B DQ<60>	AG11	SB_DQ60			
61	MEM B DQ<61>	AG9	SB_DQ61			
61	MEM B DQ<62>	AD8	SB_DQ62			
61	MEM B DQ<63>	AD10	SB_DQ63			

SYNC MASTER=J92 I.S. MLB SYNC DATE=07/17/2013

CPU DDR3/LPDDR3 Interfaces


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 7 OF 130
SHEET 7 OF 75

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.



CRITICAL OMIT TABLE

U0500
 BROADWELL-MOBILE-Y-B
 BGA
 (12 OF 20)
 BRW ULX POWER

PPVCC_S0_CPU 32A Max

BK45
CB41
CA40
BY41
BW40
CY17
AY45
BB45
BD45
BF45
BH45
BT45
BV45
BY45
CB45
CD45
CF45
CM45
CN44
CR43
CR45
CU44
CV43
CV45
CY19
CY21
CY23
CY25
CY27
CY29
CY31
CY33
CY36
CY38
CY42
CY44
BM45
BP45
CA44
BV41
BV43
BW44
CY40
CY13
CY15
BW42
BY43
CA42
CB43

VCC

MCP_DC_CV45

TP MCP_DC_CV44

CRITICAL OMIT TABLE

U0500
 BROADWELL-MOBILE-Y-B
 BGA
 (13 OF 20)


SYNC MASTER=J92 DEVMLB SYNC DATE=10/01/2013

CPU/PCH POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM>
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 8 OF 130
 SHEET 8 OF 75





SYNC MASTER=J92 WILL		SYNC DATE=04/10/2013	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	9 OF 130
		SHEET	9 OF 75

R0960
 100
 5%
 1/20W
 201
 PLACE_NEAR=U0500.CH43;50.8mm

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 16x 10uF 0402 stuff, 12x 10uF 0402 nostuff


60 45 35 8 PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

59 52 46 21 20 18 8 PPIV2_S3



PAGE TITLE		DRAWING NUMBER		SIZE	
CPU Decoupling		<SCH_NUM>		D	
Apple Inc.		REVISION		E4LABEL	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>		10 OF 130	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		10 OF 75	
II NOT TO REPRODUCE OR COPY IT		SHEET		10 OF 75	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		10 OF 75	
IV ALL RIGHTS RESERVED		SHEET		10 OF 75	



SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	13 OF 130
SHEET	12 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D

C

C

B

B


A

A

CRITICAL OMIT TABLE

U0500 BROADWELL-MOBILE-Y-B BGA (8 OF 20)



SYSTEM POWER MANAGEMENT



CRITICAL OMIT TABLE

U0500 BROADWELL-MOBILE-Y-B BGA (9 OF 20)

EDP SIDE/AND DISPLAY




SYNC MASTER=J92 WILL SYNC DATE=04/10/2013

PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 14 OF 130
 SHEET: 13 OF 75



PCIe Port Assignments:

SSD lane 0

SSD lane 1

SSD lane 2

SSD lane 3

AirPort

Camera

Thunderbolt lane 0

Thunderbolt lane 1

CRITICAL OMIT_TABLE

U0500
BGA
(11 OF 20)

USB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused

Reserved: Camera

Reserved: SD (HS)

Unused

Unused

USB3 Port Assignments:

Ext A (SS)


Unused

CRITICAL OMIT_TABLE

U0500
BGA
(7 OF 20)

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PCH PCie/USB/LPC/SPI/SMBus			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Requires connection to SMC via 1K series R

CRITICAL OMIT_TABLE



U500	
BROADWELL-MOBILE-Y-B	
BGA (10 OF 20)	
BMBUS*/USB3PHY_PC/GPIO76	J30
GPI08	C18
LAN_PHY_PWR_CTRL/GPIO12	J14
GPI015 (IPD-RSMRST#)	K25
GPI016	N26
GPI017	H31
GPI024	C22
GPI027 (IPD-DeepSx)	K17
GPI028	M25
GPI026	B15
GPI056	F25
GPI057	F23
GPI058	F15
GPI059	D15
GPI044	L18
GPI047	B29
GPI048	K29
GPI049	B31
GPI050	F33
HSIOPC/PCIEPHY_PC/GPIO71	D29
GPI013	E14
GPI014	M19
GPI025	F17
GPI045	P23
GPI046	L22
GPI09	D17
GPI010	B17
DEVSLP0/GPIO33	E30
SDIO_POWER_EN/GPIO70	R36
DEVSLP1/GPIO38	K31
DEVSLP2/GPIO39	J41
SPKR/GPIO81 (IPD-PLTRST#)	A34

CPU/MISC	
THERMTRIP*	CG40
RCIN*/GPIO82	C34
SERIRO	E34
PCH_OPI_RCOMP	AB4
RSVD(AJ14, AL18, XNC
RSVD(AL18, XNC
GSPI0_CS*/GPIO83	D40
GSPI0_CLK/GPIO84	G34
GSPI0_MISO/GPIO85 (IPD)	L36
GSPI0_MOSI/GPIO86 (IPD-PLTRST#)	K33
GSPI1_CS*/GPIO87	L34
GSPI1_CLK/GPIO88	M31
GSPI1_MISO/GPIO89	F37
GSPI1_MOSI/GPIO90	H35
UART0_RXD/GPIO91	M35
UART0_TXD/GPIO92	F39
UART0_RTS*/GPIO93	N43
UART0_CTS*/GPIO94	N41
UART1_RXD/GPIO100	P29
UART1_TXD/GPIO101	H38
UART1_RST*/GPIO102	N39
UART1_CTS*/GPIO103	N30
I2C0_SDA/GPIO104	N36
I2C0_SCL/GPIO105	R42
I2C1_SDA/GPIO106	J37
I2C1_SCL/GPIO107	M33
SDIO_CLK/GPIO104	N34
SDIO_CMD/GPIO105	H40
SDIO_D0/GPIO106 (IPD-PLTRST#)	R40
SDIO_D1/GPIO107	R38
SDIO_D2/GPIO108	J39
SDIO_D3/GPIO109	P31


PP3V3_S0	
MIKEY SPI CS L	R1660 47.0K
MIKEY SPI CLK	R1661 47.0K
MIKEY SPI MISO	R1662 47.0K
MIKEY SPI MOSI	R1663 47.0K
TPAD SPI CS L	R1664 47K
TPAD SPI CLK	R1665 47K
TPAD SPI MISO	R1666 47K
TPAD SPI MOSI	R1667 47K
PCH BT UART D2R	R1668 47.0K
PCH BT UART R2D	R1669 47.0K
PCH BT UART RTS L	R1670 47.0K
PCH BT UART CTS L	R1671 47.0K
PCH UART1 D2R	R1672 47.0K
PCH UART1 R2D	R1673 47.0K
JTAG ISP TDO	R1674 100K
PCH UART1 CTS L	R1675 47.0K
AP SOIX WAKE L	R1676 100K
TBT_CIO_PLUG_EVENT L	R1677 100K
I2C_PCH_1_SDA	R1678 10K
I2C_PCH_1_SCL	R1679 10K

SYNC MASTER=J92 DEVMLB		SYNC DATE=08/14/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

System 32kHz / 12MHz / 24MHz Clock Generator




PCH ME Disable Strap






PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

PCH 24MHz Outputs




PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
Chipset Support					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		19 OF 130		17 OF 75	

Platform Reset Connections




RAM Configuration Straps

Pull-downs for chip-down RAM systems




LPDDR3 Alias Support




PAGE TITLE		SYNC DATE=08/01/2013	
Project Chipset Support			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	20 OF 130	18 OF 75	

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.70mV per step



SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PAGE TITLE LPDDR3 VREF MARGINING			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 22 OF 130
		SHEET 19 OF 75	



CRITICAL

CRITICAL

OMIT TABLE

OMIT TABLE

U2300

U2300

BGA

BGA

SYM 1 OF 2

SYM 2 OF 2

ELPIDA

ELPIDA

32GB-LPDDR3X64

32GB-LPDDR3X64

DDR A

DDR A

DDR B

DDR B

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B

MEM C

MEM C

MEM D

MEM D

MEM A

MEM A

MEM B

MEM B


MEM C

MEM C


MEM D

MEM D

SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
III NOT TO REPRODUCE OR COPY IT			
IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
23 OF 130		20 OF 75	




SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE LPDDR3 DRAM Channel B (0-63)			
DRAWING NUMBER Apple Inc.		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE 25 OF 130		SHEET 21 OF 75	




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
131S0259	1	CAP, 7PF, +/-0.1PF, 16V, 01005	R3514	CRITICAL	
152S1742	1	IND, FILM, 1.6NH, +/-0.1NH, 200MA, 01005	C3513	CRITICAL	
152S1544	1	IND, FILM, 0.4NH, +/-0.1NH, 270MA, 01005	R3511	CRITICAL	
152S1564	1	IND, FILM, 2.4NH, +/-0.1NH, 200MA, 01005	R3524	CRITICAL	
152S1720	1	IND, FILM, 1.8NH, +/-0.1NH, 270MA, 01005	C3520	CRITICAL	

SYNC MASTER=J72 MLB SYNC DATE=11/13/2012
 PAGE TITLE: **WIFI/BT: MODULE**
 DRAWING NUMBER: <SCH_NUM> D
 Apple Inc. REVISION: <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY: <BRANCH>
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 35 OF 130
 SHEET: 22 OF 75




SYNC MASTER=J92 DEVMLB		SYNC DATE=09/11/2013	
PAGE TITLE			
SSD Support			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	37 OF 130
		SHEET	23 OF 75




SYNC MASTER=J92 DEVMLB SYNC DATE=07/24/2013
 PAGE TITLE: Camera 1 of 2
 DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 39 OF 130
 SHEET: 24 OF 75

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



CAMERA SENSOR



PCIE_CAMERA_R2D_C_P	C4033	1	2	PCIE_CAMERA_R2D_P	24 68
		0.1UF	10% 16V X5R-CERM 0201		
PCIE_CAMERA_R2D_C_N	C4032	1	2	PCIE_CAMERA_R2D_N	24 68
		0.1UF	10% 16V X5R-CERM 0201		
PCIE_CAMERA_D2R_C_P	C4031	1	2	PCIE_CAMERA_D2R_P	24 68
		0.1UF	10% 16V X5R-CERM 0201		
PCIE_CAMERA_D2R_C_N	C4030	1	2	PCIE_CAMERA_D2R_N	24 68
		0.1UF	10% 16V X5R-CERM 0201		
PCIE_CLK100M_CAMERA_P	C4061	1	2	PCIE_CLK100M_CAMERA_C_P	24 68
		0.1UF	10% 16V X5R-CERM 0201		
PCIE_CLK100M_CAMERA_N	C4062	1	2	PCIE_CLK100M_CAMERA_C_N	24 68
		0.1UF	10% 16V X5R-CERM 0201		

SYNC MASTER=J92 DEVMLB SYNC DATE=10/10/2013


Camera 2 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 40 OF 130
 SHEET: 25 OF 75

Mode	DX_EN	M_EN	M_SEL0	M_SEL1	INB	Mission
Empty	0	0	X	X	Hi-Z	Hi-Z
Mojo	1	1	1	1	OUTB1	UART (SMC)
USB (Host)	1	1	1	0	OUTA1	USB (PCH)
USB (Device)	1	1	0	0	OUTA0	USB (HPM)
HPM UART	1	1	0	1	OUTB0	UART (HPM)



Mode	DX_EN	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWCLK_EN	HPM_SWCLK_EN	INA	DXDEBUG
Empty	0	0	X	1	X	X	Hi-Z	Hi-Z
No Debug	1	0	X	1	X	X	Hi-Z	Hi-Z
SMC SWD	1	1	X	1	1	X	OUTA1	SWD (SMC)
Mojo	1	1	X	1	0	X	OUTA0 OUTB0	UART (SMC)
HPM SWD	1	X	1	0	X	1	OUTB1	SWD (HPM)

Mode	RFU_EN_L	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWCLK_EN	HPM_SWCLK_EN	INB	RFU
Empty	1	X	0	1	X	X	Hi-Z	Hi-Z
DP	0	X	0	1	X	X	Hi-Z	AUX+/HPD
HPM SWD	0	X	1	1	X	1	OUTB1	SWD (HPM)
Mojo	0	X	1	1	0	0	OUTB0 OUTA0	UART (SMC)
SMC SWD	0	1	X	0	1	X	OUTA1	SWD (SMC)

SYNC MASTER=J92 DEVMLB SYNC DATE=07/08/2014


Apple Inc.

Low Speed MUXing

Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 44 OF 130
SHEET: 26 OF 75




HS_FLIP swaps Tx1/2 and Rx1/2

Mode	HS_EN	DP_EN_L	USB_EN	SSTx1	SSRx1	SSTx2	SSRx2
Empty	0	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z
USB3	1	1	1	R2D	D2R	Hi-Z	Hi-Z
USB3/DPx2	1	0	1	R2D	D2R	ML1	ML0
DPx4 (Passive)	1	0	0	ML2	ML3	ML1	ML0
DCI (Debug)	1	1	0	(ML2)	(ML3)	DCI-R2D	DCI-D2R

NOTE: Invert HS_FLIP in DCI mode to put DCI-USB on USB3 pins. USB3 and DP not usable in DCI mode.

SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
High Speed MUXing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	45 OF 130
		SHEET	27 OF 75



HPM SWITCH_EN Isolation
 Allows HPM to monitor QR_SWITCH_EN without creating leakage path.

CRITICAL
 Q4635
 DMN5L06VK-7
 SOT563
 VER 3

Pull-up in U4600


HPMVBUS:VDET
 R4620
 1/20W MF 0201

PPDCIN_G3H
 HPMVBUS:ADC
 R4625
 274K 1/20W MF 0201


HPMVBUS:ADC
 R4626
 45.3K 1/20W MF 0201

HPMVBUS:ADC
 C4626
 0.1UF 10V X5R-CERM 0201



SSP/IOH Steering Resistors



HPMBB:SSP0 - Use LPC SSP0 SPI controller (PoR)
 HPMBB:IOH - Use LPC I/O Handler for BB SPI (CYA)



4.7k pull-downs ensure signals are low when MCU boots to counter internal 10-85uA pull-ups.



All non-AON signals are open-drain to avoid leakage.
 P1_7 in G3H domain for initial detection of G3H power.

Polarity swap is intentional, required to support low-speed USB on LPC1114.

SYNC MASTER=DEV LIO SYNC DATE=04/30/2014

Host Port Micro



Apple Inc.

Apple logo


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 46 OF 130
 SHEET: 28 OF 75



E85 AC coupled signals



E85 PCIe CLKREQ_L isolation



USB VBUS & BC 1.2 Charger Detection



D

C

B

A

D

C



B

A


PAGE TITLE		SYNC DATE=04/17/2014	
E85 FLEX CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		PAGE	47 OF 130
		SHEET	29 OF 75

IPD ZIF CONNECTOR

Bottom side contacts used
Pinout reversed from flex




SYNC MASTER=J92 DEVMLB		SYNC DATE=03/26/2014	
PAGE TITLE Keyboard & Trackpad Conn			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 48 OF 130		SHEET 30 OF 75	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
		SMC		DRAWING NUMBER	SIZE
				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE	50 OF 130		SHEET
				31 OF 75	




SMC12 PECCI Support

Debug Power "Buttons"





SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
PAGE TITLE			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	32 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

35	31	SMC_PBUS_VSENSE	=	SMC_PBUS_VSENSE	31	33	35	
35	31	SMC_DCIN_VSENSE	=	SMC_DCIN_VSENSE	31	33	35	
35	31	SMC_BMON_ISENSE	=	SMC_BMON_ISENSE	31	33	35	
35	31	SMC_DCIN_ISENSE	=	SMC_DCIN_ISENSE	31	33	35	
35	31	SMC_HS_COMPUTING_ISENSE	=	SMC_HS_COMPUTING_ISENSE	31	33	35	
35	31	NC_SMC_ACC_PWR_VSENSE	=	NC_SMC_ACC_PWR_VSENSE	31	33	35	
35	31	NC_SMC_P1V05S0_VSENSE	=	NC_SMC_P1V05S0_VSENSE	31	33	35	
35	31	SMC_CPU_VSENSE	=	SMC_CPU_VSENSE	31	33	35	
35	31	NC_SMC_WLAN_ISENSE	=	NC_SMC_WLAN_ISENSE	31	33	35	
35	31	NC_SMC_PPBUS_TPAD_ISENSE	=	NC_SMC_PPBUS_TPAD_ISENSE	31	33	35	
35	31	NC_SMC_CAMERA_ISENSE	=	NC_SMC_CAMERA_ISENSE	31	33	35	
35	31	NC_SMC_P3V3S0_ISENSE	=	NC_SMC_P3V3S0_ISENSE	31	33	35	
35	31	NC_SMC_1V8PWR_ISENSE	=	NC_SMC_1V8PWR_ISENSE	31	33	35	
35	31	NC_SMC_ACCPWR_ISENSE	=	NC_SMC_ACCPWR_ISENSE	31	33	35	
35	31	SMC_ACC_VSENSE	=	SMC_ACC_VSENSE	31	33	35	
35	31	NC_SMC_PANEL_ISENSE	=	NC_SMC_PANEL_ISENSE	31	33	35	
35	31	NC_SMC_P1V1_S0_ISENSE	=	NC_SMC_P1V1_S0_ISENSE	31	33	35	
46	31	SMC_P1V2S3_ISENSE	=	SMC_P1V2S3_ISENSE	31	33	46	
35	31	NC_SMC_OTHER_HI_ISENSE	=	NC_SMC_OTHER_HI_ISENSE	31	33	35	
35	31	NC_SMC_P1V05SUS_ISENSE	=	NC_SMC_P1V05SUS_ISENSE	31	33	35	
35	31	NC_SMC_P3V3S5_ISENSE	=	NC_SMC_P3V3S5_ISENSE	31	33	35	
35	31	NC_SMC_BMON_DISCRETE_ISENSE	=	NC_SMC_BMON_DISCRETE_ISENSE	31	33	35	
35	31	NC_SMC_LCDBKLT_ISENSE	=	NC_SMC_LCDBKLT_ISENSE	31	33	35	
44	31	SMC_CPU_ISENSE	=	SMC_CPU_ISENSE	31	33	44	
64	35	31	SMC_SENSOR_PWR_EN	=	SMC_SENSOR_PWR_EN	31	33	64

SMC AVREF Supply





Top-Block Swap














Truth table

ASPGD	S0_L	ULQ_L	P1V05_SUS
0	0	1	1.05V
0	1	1	1.05V
1	0	0	0.95V
1	1	1	1.05V



SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	52 OF 130
		SHEET	33 OF 75



SYNC MASTER=J43 MLB SYNC DATE=10/24/2012

SMBus Connections

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 53 OF 130

SHEET: 34 OF 75


POR VOLTAGE / CURRENT SENSORS : TO BE USED IN PRODUCTION

VPOR: PBUS Voltage Sense Enable & Filter




ICOR : COMPUTING High Side Current Sense

EDP Current :12A
MAX Vdiff : 24 mV
GAIN : 100X



Need to set gains for ULX


EMC1704 Computing High Side Gain Stage




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current REF threshold at 0.100mA


VDOR: DC-In Voltage Sense Enable & Filter




CHARGER BMON High Side Current Sense




DC-IN (AMON) Current Sense



VCFR CPU Vcore Voltage Sense / Filter




ACC Voltage Sense




SYNC MASTER=J92 DEVMLB		SYNC DATE=02/07/2014	
Voltage & Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

POR THERMAL SENSORS : TO BE USED IN PRODUCTION

CPU Proximity, Inlet ,DDR and BMON THR Sensor




NAND Temp Sensor




SYNC MASTER=J92 DEVMLB		SYNC DATE=09/12/2013	
Temperature Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	55 OF 130
		SHEET	36 OF 75

SPI ROM - Combo BGA Footprint (3 vendors)


Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.



SPI+SWD SAM Connector




BootROM SPI Bus Series Termination



PAGE TITLE		SYNC MASTER=J92 DEVMLB		SYNC DATE=07/23/2013	
SPI+SWD Debug Connector					
Apple Inc.		DRAWING NUMBER	<SCH NUM>	SIZE	D
		REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	61 OF 130	SHEET	37 OF 75

Left Speaker Amps

APPLE P/N 353S4265



SPEAKER CONFIGS

BOM GROUP	BOM OPTIONS
EQ:2CH	LCHANNEL:1,RCHANNEL:3
EQ:4CH	LCHANNEL:0,RCHANNEL:4

SYNC MASTER=J92 DEVMLB SYNC DATE=09/19/2013

Audio:Left Speaker Amps

Apple Inc.


DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 63 OF 130
 SHEET: 38 OF 75

Right Speaker Amps

APPLE P/N 353S4265



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/19/2013	
Audio:Right Speaker Amps			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	64 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)		0X09 (A)
SPEAKERS	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


SOUTHBRIDGE RESOURCE/PIN ALLOCATIONS

FUNCTION	NET NAME	SB GPIO/INT
PERIPHERAL/EXTRACTION DETECT	AUD_IP_PERIPHERAL_DET3	GPIO 3
MIKEY INTERRUPT	AUD_I2C_INT_L	GPIO 5
MIKEY ENABLE	AUD_IPHS_SWITCH_GPIO	GPIO 16
MIKEY I2C BUS	I2C_MIKEY_SDA/SCL	SMBUS 0


LEFT SPEAKER CONN



RIGHT SPEAKER CONN




CRITICAL
J6799
502250-8027
F-RT-SM




RIO FLEX CONN

SYNC MASTER=CARA J92		SYNC DATE=04/17/2014	
AUDIO: CONNECTORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		67 OF 130	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		40 OF 75	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
Battery Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	69 OF 130
		SHEET	41 OF 75

3.3V G3H VR - Bansuri



SYNC MASTER=J92 WILL		SYNC DATE=02/04/2013	
PAGE TITLE 3.3V G3Hot Regulator			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 70 OF 130	
		SHEET 42 OF 75	

Charger PMIC - Bansuri




SYNC MASTER=J92 DEVMLB SYNC DATE=04/04/2014

PBus Supply & Battery Charger


Apple Inc.

DRAWING NUMBER: <SCH NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 71 OF 130
SHEET: 43 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=J43 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max
 27A max load
 f = 700kHz

SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
LPDDR3 Supply			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	74 OF 130
		SHEET	46 OF 75




- TPS650801 (Dolphin):**
- OTP
 - I2C
 - LED Drivers
 - V2 Converter (V5A_DS3)
 - V4 Converter (V3.3A_DSX)
 - V5 Converter (V3.3Dx)
 - V8 Converter (V1.5S - UNUSED)
 - V9 Controller (V1.05A)
 - 3V LDO
 - 5V LDO
 - Digital Block
 - Ref Sys

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
1.05V S0 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH NUM>		D	
<E4LABEL>		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes


Power aliases required by this page:
 - =PPVIN_S0_LCDBKLT (6-8.6V LCD Backlight Input)
 - =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
 - =PP5V_S0_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production




SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
LCD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	77 OF 130
		SHEET	49 OF 75


E85 VBUS/VCONN 5V VR




VCONN Current Limiters




1.05V S4 Switcher




VBUS Current Limiter/OVP IC




2.5V SSD LDO



V7 (V1.8U VR)




1.1V SSD VR




SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	78 OF 130
		SHEET	50 OF 75

3.3V SUS Switch




U8020	
Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S4 Switch




U8000	
Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

1.05V S0 Switch



U8006	
Part	SLG5AP1453V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max


1.05V PCH PCIe Switch



U8005	
Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)


1.05V PCH SATA Switch



U8008	
Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

1.05V PCH USB3 Switch



U8009	
Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

SYNC MASTER=J92 DEVMLB SYNC DATE=07/24/2013

Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 130	SHEET	51 OF 75


Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PP2_ENABLE	SMC_S4_WAKEUP_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S3H0AC)	toggle JHZ	0	0	0	0	0	0
Battery Off (S3H0)	1	0	0	0	0	0	0


SUS & S4 Enables




S3 Enables




S5 Power Good




S0 Enables




LPDDR power down sequencing support



LCD PANEL INTERFACE (eDP) + Camera (MIPI)




LCD Panel HPD & AUX strapping



Bottom side contacts used
Pinout reversed from flex



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/25/2013	
eDP Display Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	53 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



OMIT_TABLE

U8400
S1-X
BGA

SYM 3 OF 9



SSD NAND CONFIG Straps

BOM GROUP	BOM OPTIONS
NAND:TOSH_128GB_1X_64GBIT	NAND_DENS0,NAND_DENS1,NAND_VEND,NAND_LITHO,NAND_DIE,NAND_TYPE:TOSH_128GB_1X_64GBIT
NAND:TOSH_128GB_1Y_64GBIT	NAND_DENS0,NAND_DENS1,NAND_VEND,NAND_DIE,NAND_TYPE:TOSH_128GB_1Y_64GBIT
NAND:TOSH_256GB_1Y_128GBIT	NAND_VEND,NAND_DENS1,NAND_TYPE:TOSH_256GB_1Y_128GBIT
NAND:TOSH_512GB_1Y_128GBIT	NAND_VEND,NAND_DENS0,NAND_TYPE:TOSH_512GB_1Y_128GBIT
NAND:SAND_128GB_1X_64GBIT	NAND_DENS0,NAND_DENS1,NAND_LITHO,NAND_DIE,NAND_TYPE:SAND_128GB_1X_64GBIT
NAND:SAND_128GB_1Y_64GBIT	NAND_DENS0,NAND_DENS1,NAND_DIE,NAND_TYPE:SAND_128GB_1Y_64GBIT
NAND:SAND_256GB_1Y_128GBIT	NAND_DENS1,NAND_TYPE:SAND_256GB_1Y_128GBIT
NAND:SAND_512GB_1Y_128GBIT	NAND_DENS0,NAND_TYPE:SAND_512GB_1Y_128GBIT

SSD NAND Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-7360	2	NAND, 19NM, 64GB, MLC, RAW, 64G, 2-CH, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1X_64GBIT
335S00004	2	NAND, TOGGLE DDR2, 2CH, 64GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_128GB_1Y_64GBIT
335S1031	2	NAND, TOGGLE DDR2, 2CH, 128GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_256GB_1Y_128GBIT
335S1032	2	NAND, TOGGLE DDR2, 2CH, 256GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:TOSH_512GB_1Y_128GBIT
998-7361	2	NAND, 19NM, 64GB, MLC, RAW, 64G, 2-CH, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_128GB_1X_64GBIT
335S1044	2	NAND, TOGGLE DDR2, 2CH, 64GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_128GB_1Y_64GBIT
335S1041	2	NAND, TOGGLE DDR2, 2CH, 128GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_256GB_1Y_128GBIT
335S1045	2	NAND, TOGGLE DDR2, 2CH, 256GB, 1YNM, 3.3V, LGA60	U8801,U8810	CRITICAL	NAND_TYPE:SAND_512GB_1Y_128GBIT

S1-X GPIO[10:1] IPD

VENDOR	NAND_VEND(GPIO3)
TOSHIBA	1
SANDISK	0

DENSITY	NAND_DENS0(GPIO4)	NAND_DENS1(GPIO5)
128GB	1	1
256GB	0	1
512GB	1	0

LITHO	NAND_LITHO(GPIO6)
1X	1
1Y	0

DIE SIZE	NAND_DIE(GPIO7)
64Gb	1
128Gb	0

# NAND_CH	(GPIO8)
8 (X56)	1
4 (J92)	0


SYNC MASTER=J92 SSD SYNC DATE=02/11/2014

SSD Controller (1 of 4)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 84 OF 130
SHEET 54 OF 75



OMIT_TABLE

U8400 S1-X
BGA
SYM 1 OF 9

70 58	ANIO_ALE	F18	ANIO_ALE	ANI2_ALE	E12	X NC
70 58	ANIO_CLE	D19	ANIO_CLE	ANI2_CLE	D11	X NC
70 58	ANIO_DQS_N	B20	ANIO_DQS_N	ANI2_DQS_N	B14	X NC
70 58	ANIO_DQS_P	A20	ANIO_DQS_P	ANI2_DQS_P	A14	X NC
70 58	ANIO_IO<0>	B22	ANIO_IO0	ANI2_IO0	A16	X NC
70 58	ANIO_IO<1>	A23	ANIO_IO1	ANI2_IO1	A11	X NC
70 58	ANIO_IO<2>	B21	ANIO_IO2	ANI2_IO2	B16	X NC
70 58	ANIO_IO<3>	A22	ANIO_IO3	ANI2_IO3	B11	X NC
70 58	ANIO_IO<4>	A21	ANIO_IO4	ANI2_IO4	A12	X NC
70 58	ANIO_IO<5>	B18	ANIO_IO5	ANI2_IO5	B12	X NC
70 58	ANIO_IO<6>	A18	ANIO_IO6	ANI2_IO6	B15	X NC
70 58	ANIO_IO<7>	C18	ANIO_IO7	ANI2_IO7	A15	X NC
70 58	ANIO_NCE<0>	E23	ANIO_NCE0	ANI2_NCE0	E16	X NC
70 58	ANIO_NCE<1>	D22	ANIO_NCE1	ANI2_NCE1	D15	X NC
70 58	ANIO_NCE<2>	E22	ANIO_NCE2	ANI2_NCE2	E15	X NC
70 58	ANIO_NCE<3>	D21	ANIO_NCE3	ANI2_NCE3	D14	X NC
	NC X	E21	ANIO_NCE4	ANI2_NCE4	E14	X NC
	NC X	D20	ANIO_NCE5	ANI2_NCE5	D13	X NC
	NC X	E20	ANIO_NCE6	ANI2_NCE6	E13	X NC
	NC X	E19	ANIO_NCE7	ANI2_NCE7	D12	X NC
70 58	ANIO_NRE_N	B19	ANIO_NRE_N	ANI2_NRE_N	B13	X NC
70 58	ANIO_NRE_P	A19	ANIO_NRE_P	ANI2_NRE_P	A13	X NC
70 58	ANIO_NWE	D23	ANIO_NWE	ANI2_NWE	D16	X NC
	NC X	D18	ANIO_PPM_IN	ANI2_PPM_IN	E11	X NC
	NC X	E18	ANIO_PPM_OUT	ANI2_PPM_OUT	F11	X NC
70 58	ANI1_ALE	D25	ANI1_ALE	ANI3_ALE	D5	X NC
70 58	ANI1_CLE	D26	ANI1_CLE	ANI3_CLE	E5	X NC
70 58	ANI1_DQS_N	E28	ANI1_DQS_N	ANI3_DQS_N	B6	X NC
70 58	ANI1_DQS_P	E29	ANI1_DQS_P	ANI3_DQS_P	A6	X NC
70 58	ANI1_IO<0>	G28	ANI1_IO0	ANI3_IO0	B4	X NC
70 58	ANI1_IO<1>	J29	ANI1_IO1	ANI3_IO1	A7	X NC
70 58	ANI1_IO<2>	G29	ANI1_IO2	ANI3_IO2	C4	X NC
70 58	ANI1_IO<3>	L29	ANI1_IO3	ANI3_IO3	B9	X NC
70 58	ANI1_IO<4>	J28	ANI1_IO4	ANI3_IO4	B8	X NC
70 58	ANI1_IO<5>	B26	ANI1_IO5	ANI3_IO5	A9	X NC
70 58	ANI1_IO<6>	C26	ANI1_IO6	ANI3_IO6	A4	X NC
70 58	ANI1_IO<7>	B25	ANI1_IO7	ANI3_IO7	A8	X NC
70 58	ANI1_NCE<0>	J25	ANI1_NCE0	ANI3_NCE0	D9	X NC
70 58	ANI1_NCE<1>	J26	ANI1_NCE1	ANI3_NCE1	E9	X NC
70 58	ANI1_NCE<2>	H25	ANI1_NCE2	ANI3_NCE2	D8	X NC
70 58	ANI1_NCE<3>	H26	ANI1_NCE3	ANI3_NCE3	E8	X NC
	NC X	G25	ANI1_NCE4	ANI3_NCE4	D7	X NC
	NC X	G26	ANI1_NCE5	ANI3_NCE5	E7	X NC
	NC X	F25	ANI1_NCE6	ANI3_NCE6	D6	X NC
	NC X	F26	ANI1_NCE7	ANI3_NCE7	E6	X NC
70 58	ANI1_NRE_N	D27	ANI1_NRE_N	ANI3_NRE_N	B5	X NC
70 58	ANI1_NRE_P	C27	ANI1_NRE_P	ANI3_NRE_P	A5	X NC
70 58	ANI1_NWE	K25	ANI1_NWE	ANI3_NWE	F9	X NC
	NC X	E26	ANI1_PPM_IN	ANI3_PPM_IN	D4	X NC
	NC X	E25	ANI1_PPM_OUT	ANI3_PPM_OUT	E4	X NC

OMIT_TABLE

U8400 S1-X
BGA
SYM 2 OF 9

NC X	AE12	ANI4_ALE	ANI6_ALE	AF25	ANI6_ALE	58 70
NC X	AF11	ANI4_CLE	ANI6_CLE	AF26	ANI6_CLE	58 70
NC X	AH14	ANI4_DQS_N	ANI6_DQS_N	AE28	ANI6_DQS_N	58 70
NC X	AJ14	ANI4_DQS_P	ANI6_DQS_P	AE29	ANI6_DQS_P	58 70
NC X	AJ11	ANI4_IO0	ANI6_IO0	W29	ANI6_IO<0>	58 70
NC X	AJ16	ANI4_IO1	ANI6_IO1	AC29	ANI6_IO<1>	58 70
NC X	AH11	ANI4_IO2	ANI6_IO2	AA28	ANI6_IO<2>	58 70
NC X	AH16	ANI4_IO3	ANI6_IO3	AG26	ANI6_IO<3>	58 70
NC X	AJ15	ANI4_IO4	ANI6_IO4	AH26	ANI6_IO<4>	58 70
NC X	AH15	ANI4_IO5	ANI6_IO5	AH25	ANI6_IO<5>	58 70
NC X	AJ12	ANI4_IO6	ANI6_IO6	AA29	ANI6_IO<6>	58 70
NC X	AH12	ANI4_IO7	ANI6_IO7	AC28	ANI6_IO<7>	58 70
NC X	AE16	ANI4_NCE0	ANI6_NCE0	AA25	ANI6_NCE<0>	58 70
NC X	AF15	ANI4_NCE1	ANI6_NCE1	AA26	ANI6_NCE<1>	58 70
NC X	AE15	ANI4_NCE2	ANI6_NCE2	AB25	ANI6_NCE<2>	58 70
NC X	AF14	ANI4_NCE3	ANI6_NCE3	AB26	ANI6_NCE<3>	58 70
NC X	AE14	ANI4_NCE4	ANI6_NCE4	AC25	X NC	
NC X	AF13	ANI4_NCE5	ANI6_NCE5	AC26	X NC	
NC X	AE13	ANI4_NCE6	ANI6_NCE6	AD25	X NC	
NC X	AF12	ANI4_NCE7	ANI6_NCE7	AD26	X NC	
NC X	AH13	ANI4_NRE_N	ANI6_NRE_N	AF27	ANI6_NRE_N	58 70
NC X	AJ13	ANI4_NRE_P	ANI6_NRE_P	AG27	ANI6_NRE_P	58 70
NC X	AF16	ANI4_NWE	ANI6_NWE	W25	ANI6_NWE	58 70
NC X	AE11	ANI4_PPM_IN	ANI6_PPM_IN	AE26	X NC	
NC X	AD11	ANI4_PPM_OUT	ANI6_PPM_OUT	AE25	X NC	
NC X	AF5	ANI5_ALE	ANI7_ALE	AD18	ANI7_ALE	58 70
NC X	AE5	ANI5_CLE	ANI7_CLE	AF19	ANI7_CLE	58 70
NC X	AH7	ANI5_DQS_N	ANI7_DQS_N	AH21	ANI7_DQS_N	58 70
NC X	AJ7	ANI5_DQS_P	ANI7_DQS_P	AJ21	ANI7_DQS_P	58 70
NC X	AH5	ANI5_IO0	ANI7_IO0	AJ23	ANI7_IO<0>	58 70
NC X	AJ8	ANI5_IO1	ANI7_IO1	AH23	ANI7_IO<1>	58 70
NC X	AH4	ANI5_IO2	ANI7_IO2	AH22	ANI7_IO<2>	58 70
NC X	AH8	ANI5_IO3	ANI7_IO3	AJ22	ANI7_IO<3>	58 70
NC X	AJ9	ANI5_IO4	ANI7_IO4	AJ19	ANI7_IO<4>	58 70
NC X	AH9	ANI5_IO5	ANI7_IO5	AH19	ANI7_IO<5>	58 70
NC X	AJ4	ANI5_IO6	ANI7_IO6	AJ18	ANI7_IO<6>	58 70
NC X	AJ5	ANI5_IO7	ANI7_IO7	AH18	ANI7_IO<7>	58 70
NC X	AF9	ANI5_NCE0	ANI7_NCE0	AE23	ANI7_NCE<0>	58 70
NC X	AE9	ANI5_NCE1	ANI7_NCE1	AF22	ANI7_NCE<1>	58 70
NC X	AF8	ANI5_NCE2	ANI7_NCE2	AE22	ANI7_NCE<2>	58 70
NC X	AE8	ANI5_NCE3	ANI7_NCE3	AF21	ANI7_NCE<3>	58 70
NC X	AF7	ANI5_NCE4	ANI7_NCE4	AE21	X NC	
NC X	AE7	ANI5_NCE5	ANI7_NCE5	AE20	X NC	
NC X	AF6	ANI5_NCE6	ANI7_NCE6	AE20	X NC	
NC X	AE6	ANI5_NCE7	ANI7_NCE7	AE19	X NC	
NC X	AH6	ANI5_NRE_N	ANI7_NRE_N	AH20	ANI7_NRE_N	58 70
NC X	AJ6	ANI5_NRE_P	ANI7_NRE_P	AJ20	ANI7_NRE_P	58 70
NC X	AD9	ANI5_NWE	ANI7_NWE	AF23	ANI7_NWE	58 70
NC X	AF4	ANI5_PPM_IN	ANI7_PPM_IN	AF18	X NC	
NC X	AE4	ANI5_PPM_OUT	ANI7_PPM_OUT	AE18	X NC	


SYNC MASTER=J92 DEVMLB SYNC DATE=10/10/2013

SSD Controller (2 of 4)


Apple Inc.

DRAWING NUMBER	SIZE
<SCH NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	85 OF 130
SHEET	55 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
SSD Controller (3 of 4)			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	86 OF 130
		SHEET	56 OF 75



SYNC MASTER=J92 DEVMLB		SYNC DATE=10/10/2013	
PAGE TITLE SSD Controller (4 of 4)			
Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 87 OF 130	
		SHEET 57 OF 75	

D

D

C




C

B

B

A

A





SYNC MASTER=J92 SSD		SYNC DATE=10/07/2013	
SSD NAND Flash & ROM			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	88 OF 130
		SHEET	58 OF 75

LPDDR2 1.2V & 1.8V LOAD SWITCHES FOR SEQUENCING, SR SUPPORT

PART	SLG5AP1531V
R (ON)	17 MOHM TYP 20 MOHM MAX
CURRENT	2.5A MAX
DISCHARGE	650HM TYP 850HM MAX


SILEGO GREEN PAK3 FOR POWER SEQUENCING, SR




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00030	1	IC, SLG5AP1531V, PWR. RAIL. SEQUENCER, STQFN-20	U8990	CRITICAL	

SSD 1.1V Discharge FET


SSD 3.3V Discharge FET




S1X 3.3V Load Switch




SSD 1.2V/1.8V HOT protection diode



BTB DEBUG CONNECTOR



SYNC MASTER=J92 DEVMLB		SYNC DATE=02/12/2014	
SSD SR, Power, & Debug			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	89 OF 130
		SHEET	59 OF 75



Digital Ground
 GND
 VOLTAGE=0V
 MIN_NECK_WIDTH=0.075MM
 MIN_LINE_WIDTH=0.6MM

PAGE TITLE		SYNC DATE=10/24/2012	
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	100 OF 130
		SHEET	60 OF 75

8	7	6	5	4	3	2	1
<pre> 64 62 28 15 OR_SWITCH_EN == MAKE_BASE TRUE OR_SWITCH_EN 15 28 62 64 62 44 8 CPU_VR_READY == TRUE CPU_VR_READY 8 44 62 62 31 13 SMC_PCH_SUSWARN_L == TRUE SMC_PCH_SUSWARN_L 13 31 62 62 31 13 SMC_PCH_SUSACK_L == TRUE SMC_PCH_SUSACK_L 13 31 62 62 43 35 32 31 SMC_BC_ACOK == TRUE SMC_BC_ACOK 31 32 35 43 62 62 5 TP_ULX_SPARE1 == TRUE TP_ULX_SPARE1 5 62 62 5 TP_ULX_SSP_SPARE == TRUE TP_ULX_SSP_SPARE 5 62 68 62 12 TP_LPC_CLK24M_LPCPLUS_R == TRUE TP_LPC_CLK24M_LPCPLUS_R 12 62 68 64 62 28 13 HPM_I2C_INT_L == TRUE HPM_I2C_INT_L 13 28 62 64 64 62 28 13 HPM_I2C_INT_L == TRUE HPM_I2C_INT_L 13 28 62 64 63 62 28 16 XDP_USB_EXTN_OC_L == TRUE XDP_USB_EXTN_OC_L 14 16 28 62 63 64 62 37 32 31 26 SMC_TCK == TRUE SMC_TCK 26 31 32 37 62 62 37 32 31 26 SMC_TMS == TRUE SMC_TMS 26 31 32 37 62 62 28 TP_HPM_XTALOUT == TRUE TP_HPM_XTALOUT 28 62 62 28 GND == TRUE GND 28 62 68 64 62 29 12 PCIE_CLK100M_TBT_P == TRUE PCIE_CLK100M_TBT_P 12 29 62 64 68 68 64 62 29 12 PCIE_CLK100M_TBT_N == TRUE PCIE_CLK100M_TBT_N 12 29 62 64 68 29 =PCIE_E85_D2R_P == TRUE PCIE_TBT_D2R_P<0> 14 68 29 =PCIE_E85_D2R_N == TRUE PCIE_TBT_D2R_N<0> 14 68 29 =PCIE_E85_R2D_P == TRUE PCIE_TBT_R2D_C_P<0> 14 68 29 =PCIE_E85_R2D_N == TRUE PCIE_TBT_R2D_C_N<0> 14 68 62 29 12 TBT_CLKREQ_L == TRUE TBT_CLKREQ_L 12 29 62 62 29 15 PCH_TBT_PCIE_RESET_L == TRUE PCH_TBT_PCIE_RESET_L 15 29 62 64 62 29 28 E85_TEST_MODE_L == TRUE E85_TEST_MODE_L 28 29 62 64 64 62 50 29 28 27 E85HSMUX_USB_EN == E85HSMUX_USB_EN 27 28 29 50 62 64 MAKE_BASE=TRUE </pre>							
8	7	6	5	4	3	2	1

PAGE TITLE		DRAWING NUMBER		SIZE	
J92 Signal Aliases		<SCH_NUM>		D	
Apple Inc.		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:				PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				103 OF 130	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET	
II NOT TO REPRODUCE OR COPY IT				62 OF 75	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3

2

1

NO_TEST Nets

NO_TEST		WAKE_BASE	
63 12	NC_PCIE_CLK100M_SDP	==	TRUE TRUE NC_PCIE_CLK100M_SDP
63 12	NC_PCIE_CLK100M_SDN	==	TRUE TRUE NC_PCIE_CLK100M_SDN
63	NC_PCIE_TBT_D2RP<1>	==	TRUE TRUE NC_PCIE_TBT_D2RP<1>
63	NC_PCIE_TBT_D2RN<1>	==	TRUE TRUE NC_PCIE_TBT_D2RN<1>
63	NC_PCIE_TBT_R2D_CP<1>	==	TRUE TRUE NC_PCIE_TBT_R2D_CP<1>
63	NC_PCIE_TBT_R2D_CN<1>	==	TRUE TRUE NC_PCIE_TBT_R2D_CN<1>
63 14	NC_USB_CAMERAP	==	TRUE TRUE NC_USB_CAMERAP
63 14	NC_USB_CAMERAN	==	TRUE TRUE NC_USB_CAMERAN
63 14	NC_USB_SDP	==	TRUE TRUE NC_USB_SDP
63 14	NC_USB_SDN	==	TRUE TRUE NC_USB_SDN
63 12	NC_HDA_SDIN1	==	TRUE TRUE NC_HDA_SDIN1
63 13	NC_PCI_PME_L	==	TRUE TRUE NC_PCI_PME_L
63 14	NC_CLINK_CLK	==	TRUE TRUE NC_CLINK_CLK
63 14	NC_CLINK_DATA	==	TRUE TRUE NC_CLINK_DATA
63 14	NC_CLINK_RESET_L	==	TRUE TRUE NC_CLINK_RESET_L
	=DP_TBTSNK1_ML_C_P<3..0>	==	TRUE TRUE NC_DP_TBTSNK1_ML_CP<3..0>
	=DP_TBTSNK1_ML_C_N<3..0>	==	TRUE TRUE NC_DP_TBTSNK1_ML_CN<3..0>
63 13	NC_DP_TBTSNK1_DDC_CLK	==	TRUE TRUE NC_DP_TBTSNK1_DDC_CLK
63 13	NC_DP_TBTSNK1_DDC_DATA	==	TRUE TRUE NC_DP_TBTSNK1_DDC_DATA
63 13	NC_DP_TBTSNK1_AUXCH_CP	==	TRUE TRUE NC_DP_TBTSNK1_AUXCH_CP
63 13	NC_DP_TBTSNK1_AUXCH_CN	==	TRUE TRUE NC_DP_TBTSNK1_AUXCH_CN
63 13	NC_DP_TBTSNK1_HPD	==	TRUE TRUE NC_DP_TBTSNK1_HPD
63 31	NC_SMC_SYS_LED	==	TRUE TRUE NC_SMC_SYS_LED
63	NC_SMC_DEBUGPRT_EN_L	==	TRUE TRUE NC_SMC_DEBUGPRT_EN_L
63 31	NC_SMC_SYS_KBDLED	==	TRUE TRUE NC_SMC_SYS_KBDLED
63	NC_SMC_T25_EN_L	==	TRUE TRUE NC_SMC_T25_EN_L
63 31	NC_SMC_GFX_THROTTLE_L	==	TRUE TRUE NC_SMC_GFX_THROTTLE_L
63 31	NC_SMC_FAN_0_TACH	==	TRUE TRUE NC_SMC_FAN_0_TACH
63 31	NC_SMC_FAN_1_CTL	==	TRUE TRUE NC_SMC_FAN_1_CTL
63 31	NC_SMC_FAN_1_TACH	==	TRUE TRUE NC_SMC_FAN_1_TACH
63 31	NC_SMBUS_SMC_4_ASF_SCL	==	TRUE TRUE NC_SMBUS_SMC_4_ASF_SCL
63 31	NC_SMBUS_SMC_4_ASF_SDA	==	TRUE TRUE NC_SMBUS_SMC_4_ASF_SDA
64 63 31	NC_SYS_ONEWIRE	==	TRUE TRUE NC_SYS_ONEWIRE


CPU/PCH

SMC

Unused nets with offpage

(Nets with offpages not used on this project)

<input type="checkbox"/>	SD_RESET_L	15
<input type="checkbox"/>	SD_PWR_EN	15
<input type="checkbox"/>	ENET_MEDIA_SENSE	15
<input type="checkbox"/>	BT_PWRRST_L	15
<input type="checkbox"/>	TPAD_USB_IF_EN	15
<input type="checkbox"/>	PCH_GPIO12	15
<input type="checkbox"/>	TBT_PWR_EN	15
<input type="checkbox"/>	TBT_CIO_PLUG_EVENT_L	15
<input type="checkbox"/>	JTAG_TBT_TMS_PCH	15
<input type="checkbox"/>	ODD_PWR_EN_L	13
<input type="checkbox"/>	HDMITBTMUX_FLAG	13
<input type="checkbox"/>	HDMITBTMUX_LATCH	13
<input type="checkbox"/>	CAM_SENSOR_WAKE_L	24
<input type="checkbox"/>	LCD_PSR_EN	15
<input type="checkbox"/>	XDP_USB_EXTN_OC_L	14 28 62 64
<input type="checkbox"/>	AUD_WAKE_L	15
<input type="checkbox"/>	MIKEY_SPI_CS_L	15
<input type="checkbox"/>	MIKEY_SPI_CLK	15
<input type="checkbox"/>	MIKEY_SPI_MISO	15
<input type="checkbox"/>	MIKEY_SPI_MOSI	15

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
PAGE TITLE			
Func Test / No Test			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	104 OF 130
		SHEET	63 OF 75

8

7

6

5

4

3

2

1

EE Chaz Probe Points

PPA501	P2MM1 SH	P3V3S3_EN	==	P3V3S3_EN	46 44
PPA502	P2MM1 SH	PMIC2_READY	==		46 48
PPA503	P2MM1 SH	P1V05SUS_DRVH	==		48
PPA504	P2MM1 SH	SMC_CBC_ON	==		31 43
PPA505	P2MM1 SH	SMC_CHGR_INT_L	==		31 43
PPA506	P2MM1 SH	MEM_B_CAA<0>	==		21 61 69
PPA507	P2MM1 SH	MEM_B_CLK_P<0>	==		7 21 69
PPA508	P2MM1 SH	MEM_B_CLK_N<0>	==		7 21 69
PPA509	P2MM1 SH	MEM_B_CS_L<0>	==		7 21 69
PPA510	P2MM1 SH	MEM_B_DQ<0>	==		7 61 69
PPA511	P2MM1 SH	MEM_B_DQS_P<0>	==		7 61 69
PPA512	P2MM1 SH	MEM_B_DQS_N<0>	==		7 61 69
PPA513	P2MM1 SH	AP_PCIE_DEV_WAKE	==		13 22
PPA514	P2MM1 SH	AP_SOIX_WAKE_L	==		15 22
PPA515	P2MM1 SH	AP_SOIX_WAKE_SEL	==		15 22
PPA516	P2MM1 SH	E85HSMUX_USB_EN	==		27 28 29 50 62
PPA519	P2MM1 SH	PCH_BT_UART_D2R	==		15 23
PPA520	P2MM1 SH	BT_UART_CTS_L	==		22 23
PPA521	P2MM1 SH	PCH_UART1_R2D	==		15
PPA522	P2MM1 SH	PCIE_CAMERA_D2R_P	==		14 25 68
PPA523	P2MM1 SH	PCIE_CLK100M_SSD_P	==		12 54 64 66
PPA524	P2MM1 SH	PCIE_CLK100M_TBT_P	==		12 29 62 68
AGND_PMIC	==	AGND_PMIC	==	MAKE_BASE=TRUE	46 48 64
AGND_PMIC	==	AGND_PMIC	==	MAKE_BASE=TRUE	46 48 64
AGND_PMIC	==	AGND_PMIC	==	MAKE_BASE=TRUE	46 48 64
AGND_PMIC	==	AGND_PMIC	==	MAKE_BASE=TRUE	46 48 64
TS_HIPWR_EN	==	TS_HIPWR_EN	==	MAKE_BASE=TRUE	28 31 43 64
TS_POWER_GATE_EN	==	TS_POWER_GATE_EN	==	MAKE_BASE=TRUE	24 43
SSD_PWR_EN	==	SSD_PWR_EN	==	MAKE_BASE=TRUE	15 59
SSD_UART_BOOT_L	==	SSD_UART_BOOT_L	==	MAKE_BASE=TRUE	23 54
S1X_DEBUG_UART_D2R	==	S1X_DEBUG_UART_D2R	==	MAKE_BASE=TRUE	23 54 59 64
S1X_DEBUG_UART_R2D	==	S1X_DEBUG_UART_R2D	==	MAKE_BASE=TRUE	23 54 59 64
P1V8_S0SW_SSD_COLD	==	P1V8_S0SW_SSD_COLD	==	MAKE_BASE=TRUE	44 59 60 64
PCIE_CLK100M_SSD_P	==	PCIE_CLK100M_SSD_P	==	MAKE_BASE=TRUE	12 54 64 66
PCIE_CLK100M_SSD_N	==	PCIE_CLK100M_SSD_N	==	MAKE_BASE=TRUE	12 54 64 66
=PCIE_SSD_D2R_P<0..3>	==	PCIE_SSD_D2R_P<0..3>	==	MAKE_BASE=TRUE	14 64 66
=PCIE_SSD_D2R_N<0..3>	==	PCIE_SSD_D2R_N<0..3>	==	MAKE_BASE=TRUE	14 64
=PCIE_SSD_R2D_P<0..3>	==	PCIE_SSD_R2D_P<0..3>	==	MAKE_BASE=TRUE	23 66
=PCIE_SSD_R2D_N<0..3>	==	PCIE_SSD_R2D_N<0..3>	==	MAKE_BASE=TRUE	23 66
P1V1_S0_DLPN_PGOOD	==	P1V1_S0_DLPN_PGOOD	==	MAKE_BASE=TRUE	46 64
SYSCLK_CLK24M_CAMERA	==	SYSCLK_CLK24M_CAMERA	==	MAKE_BASE=TRUE	17 24 68
SYSCLK_CLK32K_PMIC	==	SYSCLK_CLK32K_PMIC	==	MAKE_BASE=TRUE	17 46
TP_SMC_PWRFAIL_WARN_L	==	TP_SMC_PWRFAIL_WARN_L	==	MAKE_BASE=TRUE	31 64

PPA525	P2MM1 SH	E85_RFU<1>	==		26 29
PPA526	P2MM1 SH	E85_RFU<2>	==		26 29
PPA527	P2MM1 SH	E85_CC1	==		29 60 68
PPA528	P2MM1 SH	E85_CC2	==		29 60 68
PPA529	P2MM1 SH	AUD_PWR_EN	==		13 40
PPA530	P2MM1 SH	BT_UART_RTS_L	==		22 23
PPA531	P2MM1 SH	CAMERA_PWR_EN	==		15 24
PPA532	P2MM1 SH	HPM_I2C_INT_L	==		13 28 62
PPA533	P2MM1 SH	EDP_BKLT_PWM	==		13 53
PPA534	P2MM1 SH	HDA_SDIN0	==		12 40 68
PPA535	P2MM1 SH	I2C_PCH_1_SCL	==		15 28 34
PPA536	P2MM1 SH	I2C_PCH_1_SDA	==		15 28 34
PPA537	P2MM1 SH	LCD_IRQ_L	==		15 53
PPA538	P2MM1 SH	MEM_CAM_A<8>	==		24 25 71
PPA539	P2MM1 SH	MEM_CAM_CS_L	==		24 25 71
PPA545	P2MM1 SH	PCH_BT_UART_CTS_L	==		15 23
PPA546	P2MM1 SH	PCH_BT_UART_R2D	==		15 23
PPA547	P2MM1 SH	PCH_UART1_D2R	==		15
PPA548	P2MM1 SH	PCIE_CAMERA_D2R_N	==		14 25 68
PPA549	P2MM1 SH	PCIE_CLK100M_SSD_N	==		12 54 64 66
PPA550	P2MM1 SH	PCIE_CLK100M_TBT_N	==		12 29 62 68
PPA551	P2MM1 SH	PCIE_SSD_D2R_N<0>	==		14 64 66
PPA552	P2MM1 SH	PCIE_SSD_D2R_P<0>	==		14 64 66
PPA555	P2MM1 SH	QR_SWITCH_EN	==		15 28 62
PPA556	P2MM1 SH	SAK_SSD_P1V2_EN	==		59
PPA557	P2MM1 SH	SAK_SSD_P1V8_EN	==		59
PPA558	P2MM1 SH	SAK_SSD_SR_P1V2_EN	==		59
PPA559	P2MM1 SH	SAK_SSD_SR_P1V8_EN	==		59
PPA560	P2MM1 SH	SMC_BT_PWR_EN	==		22 31
PPA561	P2MM1 SH	SMC_CLK32K_PMIC	==		31 32
PPA562	P2MM1 SH	SMC_OOB1_R2D_L	==		31 54
PPA563	P2MM1 SH	SMC_PROCHOT	==		31 32
PPA564	P2MM1 SH	SMC_SENSOR_PWR_EN	==		31 33 35
PPA565	P2MM1 SH	SMC_WAKE_SCI_L	==		15 31
PPA566	P2MM1 SH	SMC_WIFI_PWR_EN	==		22 31
PPA567	P2MM1 SH	AP_PCIE_WAKE_L	==		22
PPA568	P2MM1 SH	SSD_BOOT	==		13 23
PPA569	P2MM1 SH	SSD_SR_EN_L	==		15 59
PPA570	P2MM1 SH	SYSCLK_CLK12M_SMC	==		17 31
PPA571	P2MM1 SH	SYSCLK_CLK12M_SSD	==		17 54
PPA572	P2MM1 SH	SYSCLK_CLK24M_CAMERA	==		17 24 64 68
PPA573	P2MM1 SH	SYSCLK_CLK32K_PMIC	==		17 46 64
PPA574	P2MM1 SH	BT_DEV_WAKE	==		22
PPA575	P2MM1 SH	TPAD_SPI_CS_L	==		15 30
PPA576	P2MM1 SH	TPAD_SPI_INT_L	==		15 30

PPA577	P2MM1 SH	USB3_EXT_A_D2R_N	==		14 29 67
PPA578	P2MM1 SH	USB3_EXT_A_D2R_P	==		14 29 67
PPA579	P2MM1 SH	CPU_CATERR_L	==		6 31 66
PPA580	P2MM1 SH	E85_TEST_MODE_L	==		28 29 62
PPA581	P2MM1 SH	MEM_B_CS_L<1>	==		7 21 69
PPA582	P2MM1 SH	MEM_B_CKE<1>	==		7 21 69
PPA583	P2MM1 SH	MEM_B_CAB<1>	==		21 61 69
PPA584	P2MM1 SH	MEM_B_CAA<2>	==		21 61 69
PPA585	P2MM1 SH	MCP_RSVD_CK13	==	MCP_RSVD_CK13	6 64
PPA586	P2MM1 SH	MCP_DC_CV45	==	MCP_DC_CV45	6 64
PPA587	P2MM1 SH	MEM_B_CAA<3>	==		21 61 69
PPA588	P2MM1 SH	E85_LS_P<1>	==		26 29 68
PPA589	P2MM1 SH	E85_LS_N<1>	==		26 29 68
PPA590	P2MM1 SH	E85_LS_P<2>	==		26 29 68
PPA591	P2MM1 SH	E85_LS_N<2>	==		26 29 68
PPA592	P2MM1 SH	XDP_PCH_UART_SSD_L_BT_H	==		12 16
PPA593	P2MM1 SH	DP_E85SNK_HPD	==		18 28 33
PPA594	P2MM1 SH	XDP_USB_EXT_A_OC_L	==		14 16 28 62 63
PPA595	P2MM1 SH	XDP_USB_EXT_B_OC_L	==		14 16 64
PPA596	P2MM1 SH	USB_EXT_A_P	==		14 26 67
PPA597	P2MM1 SH	USB_EXT_A_N	==		14 26 67
PPA5A0	0.15MM SH	BBPD_IPU_EN	==		28 29
PPA5A1	0.15MM SH	BBPD_MISO_LS1V1	==		29
PPA5A2	0.15MM SH	BBPD_PD_EN	==		28 29
PPA5A3	0.15MM SH	BBPD_PD_SEL_CC2	==		28 29
PPA5A4	0.15MM SH	BBPD_RPD_EN	==		28 29
PPA5A5	0.15MM SH	BBPD_RX_L_TX_H	==		28 29
PPA5A6	0.15MM SH	BBPD_SPI_MOSI	==		28 29
PPA5A7	0.15MM SH	BBPD_VCONN1_EN	==		29 50
PPA5A8	0.15MM SH	BBPD_VCONN2_EN	==		29 50
PPA5A9	0.15MM SH	BBPD_VCONN_EN	==		28 29

64 7	TP_ULX_DDR_VCCDDOG	==	TRUE	TP_ULX_DDR_VCCDDOG	7 64
67 64 32 31 26	SMC_DEBUGPRT_TX_L	==	TRUE	SMC_DEBUGPRT_TX_L	26 31 32 64 67
67 64 32 31 26	SMC_DEBUGPRT_RX_L	==	TRUE	SMC_DEBUGPRT_RX_L	26 31 32 64 67

NO_TEST Nets

67 64 14	NC_USB3_EXTB_D2RP	==	TRUE TRUE	NC_USB3_EXTB_D2RP	14 64 67
67 64 14	NC_USB3_EXTB_D2RN	==	TRUE TRUE	NC_USB3_EXTB_D2RN	14 64 67
67 64 14	NC_USB3_EXTB_R2D_CP	==	TRUE TRUE	NC_USB3_EXTB_R2D_CP	14 64 67
67 64 14	NC_USB3_EXTB_R2D_CN	==	TRUE TRUE	NC_USB3_EXTB_R2D_CN	14 64 67
64 14	NC_USB_IRP	==	TRUE TRUE	NC_USB_IRP	14 64
64 14	NC_USB_IRN	==	TRUE TRUE	NC_USB_IRN	14 64
67 64 14	NC_USB_EXTBP	==	TRUE TRUE	NC_USB_EXTBP	14 64
67 64 14	NC_USB_EXTBN	==	TRUE TRUE	NC_USB_EXTBN	14 64
67 64 14	NC_USB_TPADP	==	TRUE TRUE	NC_USB_TPADP	14 64
67 64 14	NC_USB_TPADN	==	TRUE TRUE	NC_USB_TPADN	14 64
64 12	NC_PCIE_CLK100M_FWP	==	TRUE TRUE	NC_PCIE_CLK100M_FWP	12 64
64 12	NC_PCIE_CLK100M_FWN	==	TRUE TRUE	NC_PCIE_CLK100M_FWN	12 64
64 63 31	NC_SYS_ONEWIRE	==	TRUE TRUE	NC_SYS_ONEWIRE	31 63 64
64 64	NC_PMIC_CLK32K_XTALIN	==	TRUE TRUE	NC_PMIC_CLK32K_XTALIN	64 64
64 31	NC_SMC_GFX_OVERTEMP	==	TRUE TRUE	NC_SMC_GFX_OVERTEMP	31 64
64 31	NC_SMC_FAN_0_CTL	==	TRUE TRUE	NC_SMC_FAN_0_CTL	31 64
64 31	NC_SMC_FAN_4_CTL	==	TRUE TRUE	NC_SMC_FAN_4_CTL	31 64

Unused nets with offpage
(Nets with offpages not used on this project)

XDP_USB_EXTB_OC_L 14 16 64

SYNC MASTER=J41 MLB		SYNC DATE=10/24/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	64 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J92 Board-Specific Spacing & Physical Constraints

BOARD LAYERS		BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM		NO_TYPE, BGA, MEM_TERM			MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL6, ISL8, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL4	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	Y	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.260 MM			
27P4_OHM_SE	ISL6, ISL8, ISL10	Y	0.134 MM	0.134 MM			
27P4_OHM_SE	ISL3, ISL4	Y	0.190 MM	0.190 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.144 MM	0.144 MM			
40_OHM_SE	ISL6	Y	0.070 MM	0.070 MM			
40_OHM_SE	ISL8	Y	0.073 MM	0.073 MM			
40_OHM_SE	ISL10	Y	0.071 MM	0.071 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.120 MM	0.095 MM			
45_OHM_SE	ISL6	Y	0.057 MM	0.057 MM			
45_OHM_SE	ISL8	Y	0.058 MM	0.058 MM			
45_OHM_SE	ISL10	Y	0.057 MM	0.057 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE_RF	TOP,BOTTOM	Y	0.225 MM	0.225 MM			
50_OHM_SE_RF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.147 MM	0.060 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL6	Y	0.082 MM	0.082 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	ISL8	Y	0.085 MM	0.085 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	ISL10	Y	0.081 MM	0.081 MM	=STANDARD	0.080 MM	0.080 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.060 MM		0.100 MM	0.100 MM
85_OHM_DIFF	ISL6, ISL9, ISL11	Y	0.058 MM	0.058 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	ISL8	Y	0.060 MM	0.060 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	ISL10	Y	0.057 MM	0.057 MM	=STANDARD	0.100 MM	0.100 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Note: 80ohm copied from 85ohm (pending stack-up calcs)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.099 MM	0.060 MM		0.100 MM	0.100 MM
80_OHM_DIFF	ISL6, ISL9, ISL11	Y	0.058 MM	0.058 MM	=STANDARD	0.100 MM	0.100 MM
80_OHM_DIFF	ISL8	Y	0.060 MM	0.060 MM	=STANDARD	0.100 MM	0.100 MM
80_OHM_DIFF	ISL10	Y	0.056 MM	0.056 MM	=STANDARD	0.101 MM	0.101 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.057 MM	?
1x_DIELECTRIC	ISL2, ISL11	0.057 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.057 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.054 MM	?
1x_DIELECTRIC	ISL5, ISL8	0.058 MM	?
1x_DIELECTRIC	ISL6, ISL7	0.051 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

SYNC MASTER=J43 MLB		SYNC DATE=10/24/2012	
PCB Rule Definitions			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	110 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF
CPU_COMP	*	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF
CPU_VCCSENSE	*	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERHS
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHERTX
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHERRX
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERHS
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX2OTHERTX	*	=4x_DIELECTRIC	?
PCIE_RX2OTHERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_2OTHERHS	*	=4x_DIELECTRIC	?
PCIE_2OTHER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
CPU_PECT	CPU_45S	CPU_COMP	CPU_PECT	6 32
PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC	
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD	
	CPU_45S	CPU_ITP	XDP_DBRESET_L	16 17
	CPU_45S	CPU_ITP	XDP_CPU_PRDY_L	6 16
	CPU_45S	CPU_ITP	XDP_CPU_PREQ_L	6 16
	CPU_27P4S	CPU_COMP	EDP_COMP	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	6
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	6
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<2..0>	6 16
CPU_CFG3	CPU_45S	CPU_ITP	CPU_CFG<3>	6 16
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..4>	6 16
CPU_CATERR_I	CPU_45S	CPU_AGTL	CPU_CATERR_I	6 31 64
	CPU_45S	CPU_AGTL	CPU_VCCIO_SEL	
CPU_PROCHOT_I	CPU_45S	CPU_AGTL	CPU_PROCHOT_I	6 31 32 44
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD	6
PM_THERMTRIP_L	CPU_45S	CPU_SML	PM_THERMTRIP_L	15 31 32
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P	
DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N	
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP	
DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_P	
ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	XDP_CPU_CLK100M_N	
XDP_TDI	CPU_45S	CPU_ITP	XDP_CPU_TDI	6 16
XDP_TDO	CPU_45S	CPU_ITP	XDP_CPU_TDO	6 16
XDP_TMS	CPU_45S	CPU_ITP	XDP_CPU_TMS	6 16
XDP_TCK	CPU_45S	CPU_ITP	XDP_CPU_TCK	6 16
XDP_TRST_I	CPU_45S	CPU_ITP	XDP_CPU_PUPCH_TRST_L	6 12 16
XDP_BPM_I	CPU_45S	CPU_ITP	XDP_BPM_L<1..0>	6 16
	CPU_45S	CPU_ITP	XDP_BPM_L<7..2>	6 16
	CPU_45S	CPU_ITP	XDP_OBSDATA_B<3..0>	
(FSB_CPURST_I)	CPU_45S	CPU_ITP	XDP_CPURST_I	16
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P	6 44
CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N	6 44
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P	
CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P	
CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	
CPU_SVIDALERT_I	CPU_45S	CPU_COMP	CPU_VIDALERT_L	6 44
CPU_SVIDSCCLK	CPU_45S	CPU_COMP	CPU_VIDSCCLK	6 44
CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT	6 44
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<3..0>	14 23
PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<3..0>	14 23
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<3..0>	23 24
	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<3..0>	23 24
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_P<3..0>	54
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_C_N<3..0>	54
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_P<3..0>	14 64
	PCIE_80D	PCIE_CPU_RX	PCIE_SSD_D2R_N<3..0>	14 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P	12 54 64
PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N	12 54 64
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_E85SNK_AUXCH_P	26 29
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_E85SNK_AUXCH_N	26 29
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK0_AUXCH_C_P	13 29
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK0_AUXCH_C_N	13 29
DP_TBT_ML	DP_80D	DP_TX	DP_TBTNSK1_ML_P<3..0>	
DP_TBT_ML	DP_80D	DP_TX	DP_TBTNSK1_ML_N<3..0>	
DP_TBT_ML	DP_80D	DP_TX	DP_TBTNSK1_ML_C_P<3..0>	
DP_TBT_ML	DP_80D	DP_TX	DP_TBTNSK1_ML_C_N<3..0>	
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK1_AUXCH_P	
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK1_AUXCH_N	
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK1_AUXCH_C_P	
DP_TBT_AUXCH	DP_80D	DP_AUX	DP_TBTNSK1_AUXCH_C_N	
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_P<3..0>	53
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_N<3..0>	53
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_C_P<3..0>	5 53
DP_INT_ML	DP_80D	DP_TX	DP_INT_ML_C_N<3..0>	5 53
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_P	5 53
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_CH_C_N	5 53
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_P	5 53
DP_INT_AUXCH	DP_80D	DP_AUX	DP_INT_AUX_N	5 53

Note: 80ohm constraints are actually 85ohm

PCIe SSD

DP

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
CPU Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	111 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

E85 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
E85_HS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
E85_LS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
E85_HS	*	=6x_DIELECTRIC	?
E85_LS	*	=4x_DIELECTRIC	?
E85_CC	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SPT_45S	SPT	TPAD_SPI_MOSI	15 30
	SPT_45S	SPT	TPAD_SPI_MISO	15 30
	SPT_45S	SPT	TPAD_SPI_CLK	15 30
USB_BT	USB_80D	USB	USB_BT_P	14 22
USB_BT	USB_80D	USB	USB_BT_N	14 22
	USB_80D	USB	USB_BT_R_P	22
	USB_80D	USB	USB_BT_R_N	22
USB_BT	USB_80D	USB	USB_BT_CONN_P	
USB_BT	USB_80D	USB	USB_BT_CONN_N	
USB_TPAD	USB_80D	USB	NC_USB_TPADP	14 64
USB_TPAD	USB_80D	USB	NC_USB_TPADN	14 64
USB_HPM	USB_85D	USB	USB_HPM_P	28 29
USB_HPM	USB_85D	USB	USB_HPM_N	28 29
	USB_85D	USB	USB_HPM_R_P	26
	USB_85D	USB	USB_HPM_R_N	26
	USB_80D	USB	USB_EXT_A_P	14 26 64
	USB_80D	USB	USB_EXT_A_N	14 26 64
	USB_85D	USB	USB_EXT_A_F_P	26
	USB_85D	USB	USB_EXT_A_F_N	26
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_P	14 29 64
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_N	14 29 64
	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_C_P	
	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_C_N	
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_P	29
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_N	29
	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_P	14 29
	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_N	14 29
	USB_80D	USB3_PCH_RX	USB3_EXT_D2R_P	14 27
	USB_80D	USB3_PCH_RX	USB3_EXT_D2R_N	14 27
	USB_80D	USB3_PCH_TX	USB3_EXT_D2R_P	27 29
	USB_80D	USB3_PCH_TX	USB3_EXT_D2R_N	27 29
	USB_80D	USB3_PCH_TX	USB3_EXT_D2R_C_P	14 29
	USB_80D	USB3_PCH_TX	USB3_EXT_D2R_C_N	14 29
	UART_45S	UART	SMC_DEBUGPRT_TX_L	26 31 32 64
	UART_45S	UART	SMC_DEBUGPRT_RX_L	26 31 32 64
USB_EXTB	USB_80D	USB	NC_USB_EXTBP	14 64
USB_EXTB	USB_80D	USB	NC_USB_EXTBN	14 64
USB_EXTB	USB_80D	USB	USB2_EXTB_F_P	
USB_EXTB	USB_80D	USB	USB2_EXTB_F_N	
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC_USB3_EXTB_D2RP	14 64
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC_USB3_EXTB_D2RN	14 64
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P	
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N	
	USB_80D	USB3_PCH_TX	NC_USB3_EXTB_R2D_CP	14 64
	USB_80D	USB3_PCH_TX	NC_USB3_EXTB_R2D_CN	14 64
USB_EXTC	USB_80D	USB	USB2_EXTC_P	
USB_EXTC	USB_80D	USB	USB2_EXTC_N	
USB_EXTC	USB_80D	USB	USB2_EXTC_F_P	
USB_EXTC	USB_80D	USB	USB2_EXTC_F_N	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3_EXTC_D2R_P	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3_EXTC_D2R_N	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_P	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_N	
	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_C_P	
	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_C_N	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE_SD_D2R_P	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE_SD_D2R_N	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE_SD_R2D_C_P	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE_SD_R2D_C_N	
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P	
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N	
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_P	
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_N	
PCH_USB_RBIAIS	PCH_USB_RBIAIS		PCH_USB_RBIAIS	14
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCIE_CLK100M_PCH_P	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCIE_CLK100M_PCH_N	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_P	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_N	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_P	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_N	
PCH_DIFPCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK14P3M_REFCLK	

Note: 80ohm constraints are actually 85ohm

TP SPI

Internal USB

I/O Port Device USB

I/O Port Host USB

I/O Port DCI

USB EXTB nets (Left USB port)

USB EXTC nets (Left USB port)

SYNC MASTER=DEV MLB SYNC DATE=04/17/2014

PCH Constraints 1

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 112 OF 130

SHEET 67 OF 75

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2+1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
LPC_AD	LPC_45S	LPC	LPC AD<3..0> 14 31
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L 14 31
LPC_45S	LPC	LPC	LPCPLUS RESET L 17 31
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC 17 31
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R 17 31
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS 17 31
LPC_CLK33M	CLK_LPC_45S	CLK_LPC	TP_LPC_CLK24M_LPCPLUS_R 12 42
SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK 14 16 34
SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA 14 16 34
SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_0_CLK 14 34
SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_0_DATA 14 34
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL 14 31 34 36 53 72
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA 14 31 34 36 53 72
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK 12 40
HDA_SYNC	HDA_45S	HDA	HDA_BIT_CLK_R 12 40
HDA_SYNC	HDA_45S	HDA	HDA_SYNC 12 40
HDA_RST_L	HDA_45S	HDA	HDA_SYNC_R 12 40
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L 12 40
HDA_RST_L	HDA_45S	HDA	HDA_RST_L 12 40
HDA_SDINO	HDA_45S	HDA	HDA_RST_R_L 12 40
HDA_SDOUT	HDA_45S	HDA	HDA_SDINO 12 40 64
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT 12 40
HDA_SDOUT_R	HDA_45S	HDA	HDA_SDOUT_R 12 17
PM_CLK32K_SUSCLK_R	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R 13 32
SMC_CLK32K	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K 13 32
SPI_CLK_R	SPT_45S	SPT	SPI_CLK_R 14 37
SPI_CLK	SPT_45S	SPT	SPI_CLK 37
SPI_MOST_R	SPT_45S	SPT	SPI_MOST_R 14 37
SPI_MOST	SPT_45S	SPT	SPI_MOST 37
SPI_MISO	SPT_45S	SPT	SPI_MISO 14 37
SPI_CS0_R_L	SPT_45S	SPT	SPI_CS0_R_L 14 37
SPI_CS0_L	SPT_45S	SPT	SPI_CS0_L 14 37
SPI_SMC_CLK	SPT_45S	SPT	SPI_SMC_CLK 31 37
SPI_SMC_MISO	SPT_45S	SPT	SPI_SMC_MISO 31 37
SPI_SMC_CS_L	SPT_45S	SPT	SPI_SMC_CS_L 31 37
SPI_MLB_CLK	SPT_45S	SPT	SPI_MLB_CLK 37
SPI_MLB_MOST	SPT_45S	SPT	SPI_MLB_MOST 37
SPI_MLB_MISO	SPT_45S	SPT	SPI_MLB_MISO 37
SPI_MLB_CS_L	SPT_45S	SPT	SPI_MLB_CS_L 37
PCIE_AP_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P 22
PCIE_AP_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N 22
PCIE_AP_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P 14 22
PCIE_AP_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N 14 22
PCIE_AP_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P 14 22
PCIE_AP_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N 14 22
PCIE_AP_D2R_C_P	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_C_P 22
PCIE_AP_D2R_C_N	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_C_N 22
PCIE_CLK100M_AP_P	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_AP_P 12 22
PCIE_CLK100M_AP_N	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_AP_N 12 22
PCIE_CLK100M_AP_C_P	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_AP_C_P 22
PCIE_CLK100M_AP_C_N	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_AP_C_N 22
PCIE_TBT_R2D_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0> 14 62
PCIE_TBT_R2D_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0> 14 62
PCIE_TBT_R2D_C_P<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0> 14 62
PCIE_TBT_R2D_C_N<3..0>	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0> 14 62
PCIE_TBT_D2R_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0> 14 62
PCIE_TBT_D2R_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0> 14 62
PCIE_TBT_D2R_C_P<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0> 12 29 62 64
PCIE_TBT_D2R_C_N<3..0>	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0> 12 29 62 64
XDP_PCH_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI 12 16
XDP_PCH_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO 12 16
XDP_PCH_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS 12 16
XDP_PCH_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK 12 16
PCIE_CAMERA_R2D_P	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P 24 25
PCIE_CAMERA_R2D_N	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N 24 25
PCIE_CAMERA_R2D_C_P	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P 14 25
PCIE_CAMERA_R2D_C_N	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N 14 25
PCIE_CAMERA_D2R_P	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_P 14 25 64
PCIE_CAMERA_D2R_N	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_N 14 25 64
PCIE_CAMERA_D2R_C_P	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P 24 25
PCIE_CAMERA_D2R_C_N	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N 24 25
PCIE_CLK100M_CAMERA_P	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_CAMERA_P 12 25
PCIE_CLK100M_CAMERA_N	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_CAMERA_N 12 25
PCIE_CLK100M_CAMERA_C_P	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_CAMERA_C_P 24 25
PCIE_CLK100M_CAMERA_C_N	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_CAMERA_C_N 24 25
PCIE_CLK100M_DEBUG_P	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_DEBUG_P 12 29 62 64
PCIE_CLK100M_DEBUG_N	CLK_PCH_80D	CLK_PCH	PCIE_CLK100M_DEBUG_N 12 29 62 64
DP_ML_P<3..0>	DP_80D	DP_TX	DP_ML_P<3..0> 12 16
DP_ML_N<3..0>	DP_80D	DP_TX	DP_ML_N<3..0> 12 16
DP_ML_C_P<3..0>	DP_80D	DP_TX	DP_ML_C_P<3..0> 12 16
DP_ML_C_N<3..0>	DP_80D	DP_TX	DP_ML_C_N<3..0> 12 16
DP_ML_CONN_P<3..0>	DP_80D	DP_TX	DP_ML_CONN_P<3..0> 12 16
DP_ML_CONN_N<3..0>	DP_80D	DP_TX	DP_ML_CONN_N<3..0> 12 16
DP_AUX_CH_P	DP_80D	DP_AUX	DP_AUX_CH_P 12 16
DP_AUX_CH_N	DP_80D	DP_AUX	DP_AUX_CH_N 12 16
DP_AUX_CH_C_P	DP_80D	DP_AUX	DP_AUX_CH_C_P 12 16
DP_AUX_CH_C_N	DP_80D	DP_AUX	DP_AUX_CH_C_N 12 16
DP_AUX_CH_CONN_P	DP_80D	DP_AUX	DP_AUX_CH_CONN_P 12 16
DP_AUX_CH_CONN_N	DP_80D	DP_AUX	DP_AUX_CH_CONN_N 12 16

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTC1
SYSCLK_CLK25M_CAMERA	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA 17 24 64
SYSCLK_CLK25M_CAMERA	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA 17 24 64
CLK25M_CAM_XTALP_R	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R 17 24 64
CLK25M_CAM_XTALP	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP 17 24 64
CLK25M_CAM_XTALN	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN 24
CLK25M_CAM_CLKN	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN 24
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK_CLK25M_TBT_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R
SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1
SYSCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2
SYSCLK_CLK25M_X2_R	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R
SDCLK_CLK25M_X2	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2
SDCLK_CLK25M_X2_R	CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R
SDSCLK_CLK25M_X1	CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1

E85 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
E85_HS_XBAR_D2R	DP_85D	DP_TX	DP_TBTSNK0_ML_C_P<0> 5 29
E85_HS_XBAR_D2R	DP_85D	DP_TX	DP_TBTSNK0_ML_C_N<0> 5 29
E85_HS_XBAR_R2D	DP_85D	DP_TX	DP_TBTSNK0_ML_C_P<1> 5 29
E85_HS_XBAR_R2D	DP_85D	DP_TX	DP_TBTSNK0_ML_C_N<1> 5 29
E85_HS	DP_85D	DP_TX	DP_TBTSNK0_ML_C_P<3..2> 5 29
E85_HS	DP_85D	DP_TX	DP_TBTSNK0_ML_C_N<3..2> 5 29
E85_HS	DP_85D	DP_TX	DP_E85SNK_ML_P<3..0> 27 29
E85_HS	DP_85D	DP_TX	DP_E85SNK_ML_N<3..0> 27 29
E85_HS	DP_85D	DP_TX	E85_HS_DP_ML0_P 27 29
E85_HS	DP_85D	DP_TX	E85_HS_DP_ML0_N 27 29
E85_HS	DP_85D	DP_TX	E85_HS_DP_ML1_P 27 29
E85_HS	DP_85D	DP_TX	E85_HS_DP_ML1_N 27 29
E85_LS	E85_LS_85D	E85_LS	E85_LS_P<2..1> 26 29 64
E85_LS	E85_LS_85D	E85_LS	E85_LS_N<2..1> 26 29 64
E85_LS	E85_LS_85D	E85_LS	E85_LS_MISSION_P 26
E85_LS	E85_LS_85D	E85_LS	E85_LS_MISSION_N 26
E85_CC	E85_CC	E85_CC	E85_CC1 29 64
E85_CC	E85_CC	E85_CC	E85_CC2 29 64

Note: 80ohm constraints are actually 85ohm

SYNC MASTER=DEV MLB SYNC DATE=04/17/2014

PCH Constraints 2	
Apple Inc.	DRAWING NUMBER <SCH NUM> D
NOTICE OF PROPRIETARY PROPERTY:	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_70D
MEM_40S	MEM_TERM	MEM_50S

Note: changed MEM_TERM physical rule to MEM_70D from MEM_73D temporarily

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_2OTHER
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_2OTHER
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_2OTHER
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_2OTHER
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_2OTHER
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_2OTHER
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_2OTHER
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_2OTHER
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_2OTHER
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_2OTHER
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_2OTHER
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_2OTHER
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_2OTHER
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_2OTHER
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_2OTHER
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_P<0>	7 20
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_N<0>	7 20
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_P<1>	7 20
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_N<1>	7 20
MEM_A_CS0	MEM_40S	MEM_CTRL	MEM_A_CS_L<0>	7 20
MEM_A_CS0	MEM_40S	MEM_CTRL	MEM_A_CS_L<1>	7 20
MEM_A_ODT	MEM_40S	MEM_CTRL	MEM_A_ODT<0>	7 20 61
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<1..0>	7 20
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A_CKE<3..2>	7 20
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A_CAA<9..0>	7 20 61
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A_CAB<9..0>	7 20 61
MEM_A_DO_BYTE0	MEM_40S	MEM_A_DATA_0	MEM_A_DO<7..0>	7 61
MEM_A_DO_BYTE1	MEM_40S	MEM_A_DATA_1	MEM_A_DO<15..8>	7 61
MEM_A_DO_BYTE2	MEM_40S	MEM_A_DATA_2	MEM_A_DO<23..16>	7 61
MEM_A_DO_BYTE3	MEM_40S	MEM_A_DATA_3	MEM_A_DO<31..24>	7 61
MEM_A_DO_BYTE4	MEM_40S	MEM_A_DATA_4	MEM_A_DO<39..32>	7 20 61
MEM_A_DO_BYTE5	MEM_40S	MEM_A_DATA_5	MEM_A_DO<47..40>	7 61
MEM_A_DO_BYTE6	MEM_40S	MEM_A_DATA_6	MEM_A_DO<55..48>	7 61
MEM_A_DO_BYTE7	MEM_40S	MEM_A_DATA_7	MEM_A_DO<63..56>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_P<0>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_N<0>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_P<1>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_N<1>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_P<2>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_N<2>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_P<3>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_N<3>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_P<4>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_N<4>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_P<5>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_N<5>	7 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_P<6>	7 20 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_N<6>	7 20 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_P<7>	7 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_N<7>	7 61
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_P<0>	7 21 64
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_N<0>	7 21 64
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_P<1>	7 21
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_N<1>	7 21
MEM_B_CS0	MEM_40S	MEM_CTRL	MEM_B_CS_L<0>	7 21 64
MEM_B_CS0	MEM_40S	MEM_CTRL	MEM_B_CS_L<1>	7 21 64
MEM_B_ODT	MEM_40S	MEM_CTRL	MEM_B_ODT<0>	7 21 61
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B_CKE<1..0>	7 21 64
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM_B_CKE<3..2>	7 21
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B_CAA<9..0>	7 21 61 64
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B_CAB<9..0>	7 21 61 64
MEM_B_DO_BYTE0	MEM_40S	MEM_B_DATA_0	MEM_B_DO<7..0>	7 61 64
MEM_B_DO_BYTE1	MEM_40S	MEM_B_DATA_1	MEM_B_DO<15..8>	7 61
MEM_B_DO_BYTE2	MEM_40S	MEM_B_DATA_2	MEM_B_DO<23..16>	7 61
MEM_B_DO_BYTE3	MEM_40S	MEM_B_DATA_3	MEM_B_DO<31..24>	7 61
MEM_B_DO_BYTE4	MEM_40S	MEM_B_DATA_4	MEM_B_DO<39..32>	7 21 61
MEM_B_DO_BYTE5	MEM_40S	MEM_B_DATA_5	MEM_B_DO<47..40>	7 61
MEM_B_DO_BYTE6	MEM_40S	MEM_B_DATA_6	MEM_B_DO<55..48>	7 61
MEM_B_DO_BYTE7	MEM_40S	MEM_B_DATA_7	MEM_B_DO<63..56>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_P<0>	7 61 64
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_N<0>	7 61 64
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_P<1>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_N<1>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_P<2>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_N<2>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_P<3>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_N<3>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_P<4>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_N<4>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_P<5>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_N<5>	7 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_P<6>	7 21 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_N<6>	7 21 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_P<7>	7 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_N<7>	7 61
		MEM_PWR	PP1V2_S3	8 10 19 20 21 44 52
		MEM_PWR	PPVREF_S3_MEM_VREFCA	18 19 20 21 69
		MEM_PWR	PPVREF_S3_MEM_VREFDO_A	18 19 20
		MEM_PWR	PPVREF_S3_MEM_VREFCA	18 19 20 21 69
		MEM_PWR	PPVREF_S3_MEM_VREFDO_B	18 19 21

SYNC MASTER=J92 LS MLB SYNC DATE=05/07/2013

Apple Inc.

Memory Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 114 OF 130

SHEET: 69 OF 75

NAND BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
NAND_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
NAND_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NAND_DQS	*	0.100 MM	?
NAND_IO	*	0.100 MM	?
NAND_CMD	*	0.100 MM	?

NAND:
DQS P/N MAX LENGTH 3"
IO<7..0> SIGNALS SHOULD MATCH +/- 50MIL FROM DQS P/N
IO<7..0> AND ASSOCIATED DQS P/N ROUTE ON SAME LAYER. NO MORE THAN 2 VIA TRANSITIONS.
NCE<7..0>,ALE,CLE SHOULD MATCH +/- 250MIL FROM NWE
DQS P/N & NRE P/N SHOULD MATCH +/- 100MIL FROM NWE

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
1220 ANI0_IO	NAND_45S	NAND_IO	ANI0 IO<7..0> 55 58
1220 DP_ANI0_DQS	NAND_85D	NAND_DQS	ANI0_DQS_P 55 58
1220 DP_ANI0_DOS	NAND_85D	NAND_DOS	ANI0_DOS_N 55 58
1220 DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_P 55 58
1220 DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_N 55 58
1220 ANI0_NWE	NAND_45S	NAND_CMD	ANI0 NWE 55 58
1220 ANI0_NCE	NAND_45S	NAND_CMD	ANI0 NCE<3..0> 55 58
1220 ANI0_ALE	NAND_45S	NAND_CMD	ANI0 ALE 55 58
1220 ANI0_CLE	NAND_45S	NAND_CMD	ANI0 CLE 55 58
1220 ANI1_IO	NAND_45S	NAND_IO	ANI1 IO<7..0> 55 58
1220 DP_ANI1_DQS	NAND_85D	NAND_DQS	ANI1_DQS_P 55 58
1220 DP_ANI1_DOS	NAND_85D	NAND_DOS	ANI1_DOS_N 55 58
1220 DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_P 55 58
1220 DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_N 55 58
1220 ANI1_NWE	NAND_45S	NAND_CMD	ANI1 NWE 55 58
1220 ANI1_NCE	NAND_45S	NAND_CMD	ANI1 NCE<3..0> 55 58
1220 ANI1_ALE	NAND_45S	NAND_CMD	ANI1 ALE 55 58
1220 ANI1_CLE	NAND_45S	NAND_CMD	ANI1 CLE 55 58
1220 ANI2_IO	NAND_45S	NAND_IO	ANI2 IO<7..0> 55 58
1220 DP_ANI2_DQS	NAND_85D	NAND_DQS	ANI2_DQS_P 55 58
1220 DP_ANI2_DOS	NAND_85D	NAND_DOS	ANI2_DOS_N 55 58
1220 DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_P 55 58
1220 DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_N 55 58
1220 ANI2_NWE	NAND_45S	NAND_CMD	ANI2 NWE 55 58
1220 ANI2_NCE	NAND_45S	NAND_CMD	ANI2 NCE<3..0> 55 58
1220 ANI2_ALE	NAND_45S	NAND_CMD	ANI2 ALE 55 58
1220 ANI2_CLE	NAND_45S	NAND_CMD	ANI2 CLE 55 58
1220 ANI3_IO	NAND_45S	NAND_IO	ANI3 IO<7..0> 55 58
1220 DP_ANI3_DQS	NAND_85D	NAND_DQS	ANI3_DQS_P 55 58
1220 DP_ANI3_DOS	NAND_85D	NAND_DOS	ANI3_DOS_N 55 58
1220 DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_P 55 58
1220 DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_N 55 58
1220 ANI3_NWE	NAND_45S	NAND_CMD	ANI3 NWE 55 58
1220 ANI3_NCE	NAND_45S	NAND_CMD	ANI3 NCE<3..0> 55 58
1220 ANI3_ALE	NAND_45S	NAND_CMD	ANI3 ALE 55 58
1220 ANI3_CLE	NAND_45S	NAND_CMD	ANI3_CLE 55 58

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
1220 ANI4_IO	NAND_45S	NAND_IO	ANI4 IO<7..0> 55 58
1220 DP_ANI4_DQS	NAND_85D	NAND_DQS	ANI4_DQS_P 55 58
1220 DP_ANI4_DOS	NAND_85D	NAND_DOS	ANI4_DOS_N 55 58
1220 DP_ANI4_NRE	NAND_85D	NAND_DOS	ANI4_NRE_P 55 58
1220 DP_ANI4_NRE	NAND_85D	NAND_DOS	ANI4_NRE_N 55 58
1220 ANI4_NWE	NAND_45S	NAND_CMD	ANI4 NWE 55 58
1220 ANI4_NCE	NAND_45S	NAND_CMD	ANI4 NCE<3..0> 55 58
1220 ANI4_ALE	NAND_45S	NAND_CMD	ANI4 ALE 55 58
1220 ANI4_CLE	NAND_45S	NAND_CMD	ANI4_CLE 55 58
1220 ANI5_IO	NAND_45S	NAND_IO	ANI5 IO<7..0> 55 58
1220 DP_ANI5_DQS	NAND_85D	NAND_DQS	ANI5_DQS_P 55 58
1220 DP_ANI5_DOS	NAND_85D	NAND_DOS	ANI5_DOS_N 55 58
1220 DP_ANI5_NRE	NAND_85D	NAND_DOS	ANI5_NRE_P 55 58
1220 DP_ANI5_NRE	NAND_85D	NAND_DOS	ANI5_NRE_N 55 58
1220 ANI5_NWE	NAND_45S	NAND_CMD	ANI5 NWE 55 58
1220 ANI5_NCE	NAND_45S	NAND_CMD	ANI5 NCE<3..0> 55 58
1220 ANI5_ALE	NAND_45S	NAND_CMD	ANI5 ALE 55 58
1220 ANI5_CLE	NAND_45S	NAND_CMD	ANI5_CLE 55 58
1220 ANI6_IO	NAND_45S	NAND_IO	ANI6 IO<7..0> 55 58
1220 DP_ANI6_DQS	NAND_85D	NAND_DQS	ANI6_DQS_P 55 58
1220 DP_ANI6_DOS	NAND_85D	NAND_DOS	ANI6_DOS_N 55 58
1220 DP_ANI6_NRE	NAND_85D	NAND_DOS	ANI6_NRE_P 55 58
1220 DP_ANI6_NRE	NAND_85D	NAND_DOS	ANI6_NRE_N 55 58
1220 ANI6_NWE	NAND_45S	NAND_CMD	ANI6 NWE 55 58
1220 ANI6_NCE	NAND_45S	NAND_CMD	ANI6 NCE<3..0> 55 58
1220 ANI6_ALE	NAND_45S	NAND_CMD	ANI6 ALE 55 58
1220 ANI6_CLE	NAND_45S	NAND_CMD	ANI6_CLE 55 58
1220 ANI7_IO	NAND_45S	NAND_IO	ANI7 IO<7..0> 55 58
1220 DP_ANI7_DQS	NAND_85D	NAND_DQS	ANI7_DQS_P 55 58
1220 DP_ANI7_DOS	NAND_85D	NAND_DOS	ANI7_DOS_N 55 58
1220 DP_ANI7_NRE	NAND_85D	NAND_DOS	ANI7_NRE_P 55 58
1220 DP_ANI7_NRE	NAND_85D	NAND_DOS	ANI7_NRE_N 55 58
1220 ANI7_NWE	NAND_45S	NAND_CMD	ANI7 NWE 55 58
1220 ANI7_NCE	NAND_45S	NAND_CMD	ANI7 NCE<3..0> 55 58
1220 ANI7_ALE	NAND_45S	NAND_CMD	ANI7 ALE 55 58
1220 ANI7_CLE	NAND_45S	NAND_CMD	ANI7_CLE 55 58

SYNC MASTER=MASTER		SYNC DATE=11/16/2011	
NAND CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	115 OF 130
		SHEET	70 OF 75

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CNTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DOS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DOS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	PP1V35_CAM
		S2_MEM_PWR	PPOV675_CAM_VREF
		S2_MEM_PWR	PPOV675_MEM_CAM_VREFCA

SYNC MASTER=J92 DEVMLB SYNC DATE=08/01/2013

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE 116 OF 130
 SHEET 71 OF 75

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	0.1 MM	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	31 34 53
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	31 34 53
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 31 34 36 53 68
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 31 34 36 53 68
SMBUS_SMC_2_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL	31 34 46 48
SMBUS_SMC_2_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA	31 34 46 48
SMBUS_SMC_2_G3_SCL_R	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SCL_R	
SMBUS_SMC_2_G3_SDA_R	SMB_45S_R_50S	SMB	SMBUS_SMC_2_G3_SDA_R	
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	30 31 34 40
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	30 31 34 40
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	31 34 41 43
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	31 34 41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSI_P	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSI_N	43
	1TO1_DIFFPAIR		CHGR_CSI_R_P	43
	1TO1_DIFFPAIR		CHGR_CSI_R_N	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSO_P	43
SENSE_DIFFPAIR	1TO1_DIFFPAIR		CHGR_CSO_N	43
	1TO1_DIFFPAIR		CHGR_CSO_R_P	43
	1TO1_DIFFPAIR		CHGR_CSO_R_N	43

D

D

C


C

B

B

A

A

SYNC MASTER=J92 DEVMLB		SYNC DATE=09/11/2013	
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	117 OF 130
		SHEET	72 OF 75

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P3MM	*	=1T01_DIFFPAIR	0.300 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.400 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

RF Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
RF_50S	*	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
RF	*	0.15 MM	?

J92 MLB Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_P 35 36
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GAIN_N 35 36
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N 35
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P 35
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P 36
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N 36
SENSE_DIFFPAIR	SENSE_1T01_P3MM	SENSE	ISNS_IV2_S3_P 46
SENSE_DIFFPAIR	SENSE_1T01_P3MM	SENSE	ISNS_IV2_S3_N 46
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P 49
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N 49
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_IV05_SUS_P 48
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS_IV05_SUS_N 48
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS1_P 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS1_N 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_P 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS2_N 45
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_P 36
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_N 36
1T01_DIFFPAIR	AUDIO		MAX98300_R_P
1T01_DIFFPAIR	AUDIO		MAX98300_R_N
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT1_P 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT1_N 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT2_P 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUT2_N 39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_P 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_N 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_P 38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_N 38 40
	SB_POWER		PP3V3_S5 8 11 13 15 16 17 22 33 37 46 47
	SB_POWER		PP3V3_S0 5 11 12 13 15 16 17 18 19 23 24 29 32
	GND		GND
RF_50S	RF		RF_A_0_DIPLEXER 22
RF_50S	RF		RF_A_0_MATCH 22
RF_50S	RF		RF_G_0_DIPLEXER 22
RF_50S	RF		RF_G_0_MATCH 22
RF_50S	RF		RF_0_ANT 22
RF_50S	RF		RF_0_ANT_MATCH_T 22
RF_50S	RF		RF_A_1_DIPLEXER 22
RF_50S	RF		RF_A_1_MATCH 22
RF_50S	RF		RF_G_1_DIPLEXER 22
RF_50S	RF		RF_G_1_MATCH 22
RF_50S	RF		RF_1_ANT 22
RF_50S	RF		RF_1_ANT_MATCH_T 22
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_P<1..0>
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_N<1..0>
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_C_P<1..0>
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_C_N<1..0>
USB_EXT_A	USB_80D	USB	DPRUSB_EXT_A_P
USB_EXT_A	USB_80D	USB	DPRUSB_EXT_A_N
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXT_A_D2R_P
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXT_A_D2R_N
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXT_A_R2D_P
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXT_A_R2D_N

D
C
B
A

D
C
B
A

SYNC MASTER=J92 DEVMLB SYNC DATE=04/08/2014

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 130
 SHEET: 73 OF 75

Change List:

<radar://component/XXXXXX> J92 HW EE SCHEMATIC | PROTO 0

Kismet:

<afp://kismet.apple.com/Kismet-Projects/J92/>

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - <https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design>

MobileMac HW Radar:


<radar://component/497591>	MobileMac HW	Task
<radar://component/497587>	MobileMac HW	Schematic
<radar://component/497585>	MobileMac HW	New Bugs
<radar://component/497588>	MobileMac HW	Layout
<radar://component/497590>	MobileMac HW	Investigation
<radar://component/497589>	MobileMac HW	Architecture

Other Info:


Page Allocations - <radar:11791318> 2012 Schematic Page Allocations

D
C
B
A

D
C
B
A

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/15/2013	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	120 OF 130
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power State Debug LEDs



PAGE TITLE		DRAWING NUMBER		SIZE	
Debug Support		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		130 OF 130	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		75 OF 75	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					