

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# DESIGN: X502/MLB\_CATZ

LAST CHANGE: Tue Aug 9 17:02:57 2016

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
1	0006782329	ENGINEERING RELEASED		2016-08-10

LAST\_MODIFICATION=Tue Aug 9 17:03:06 2016

LAST\_MODIFICATION=Tue Aug 9 17:03:06 2016

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents		
2	2	BOM Configuration	PAULM	06/15/2015
3	3	BOM Configuration	PAULM	06/15/2015
4	4	PD Parts	PAULM	06/15/2015
5	5	CPU GFX	PAULM	06/15/2015
6	6	CPU MISC/JTAG/CFG/RSVD	PAULM	06/15/2015
7	7	CPU LPDDR3 Interface	PAULM	06/15/2015
8	8	CPU & PCH Power	PAULM	06/15/2015
9	9	CPU & PCH Grounds	PAULM	06/15/2015
10	10	CPU Core Decoupling	PAULM	06/15/2015
11	11	CPU GT Decoupling		
12	12	PCH Decoupling		
13	13	PCH Audio/LPC/SPI/SMBus		
14	14	PCH Power Management		
15	15	PCH PCIE/USB/CLKS		
16	16	PCH SPI/UART/GPIO		
17	18	CPU/PCH Merged XDP		
18	19	Chipset Support 1		
19	20	Chipset Support 2		
20	22	LPDDR3 VREF Margining		
21	23	LPDDR3 DRAM Channel A (00-31)		
22	24	LPDDR3 DRAM Channel A (32-63)		
23	25	LPDDR3 DRAM Channel B (00-31)		
24	26	LPDDR3 DRAM Channel B (32-63)		
25	27	LPDDR3 DRAM Termination		
26	28	USB-C HIGH SPEED 1		
27	29	USB-C HIGH SPEED 2		
28	30	USB-C SUPPORT		
29	31	USB-C PORT CONTROLLER A		
30	32	USB-C PORT CONTROLLER B		
31	33	USB-C CONNECTOR A		
32	34	USB-C CONNECTOR B		
33	35	USB-C SUPPORT 2		
34	37	WIFI/BT MODULE		
35	38	WIFI/BT Module Support		
36	39	CAMERA 1 OF 2		
37	40	CAMERA 2 OF 2		
38	48	Pl:KEYBOARD & TRACKPAD CONN		
39	50	SMC		
40	51	SMC Shared Support		


PAGE	CSA	CONTENTS	SYNC	DATE
41	52	SMC Project Support	PAULM	06/15/2015
42	53	SMBus Connections	PAULM	06/15/2015
43	54	Power Sensors High Side	PAULM	06/15/2015
44	55	Power Sensors Load Side	PAULM	06/15/2015
45	56	Power Sensors Extended	PAULM	06/15/2015
46	58	Thermal Sensors	PAULM	06/15/2015
47	61	SPI ROM & SWD Debug	PAULM	06/15/2015
48	62	HDA BRIDGE	AHAAGE	03/23/2016
49	63	JACK CODEC	AHAAGE	09/22/2015
50	64	SPEAKER AMP	AHAAGE	03/23/2016
51	66	JACK TRANSLATORS		
52	69	DC-IN & BATTERY CONNECTORS		
53	70	PBUS Supply & Battery Charger		
54	71	VReg CPU VCC Cntl		
55	72	CPU IMVP VCC & VCCSA		
56	73	IMVP VCCSA		
57	74	GT IMVP VCCGT		
58	76	VR - 5V S4, 3.3V S5		
59	77	VR - OPC (EDRAM)		
60	78	PMIC IC & Power Control		
61	79	PMIC VCCPCH VCCIO 1.8V		
62	80	PMIC 1.2V 1.0V 0.6V		
63	81	RAIL DESENSE CAPS		
64	82	Power FETs		
65	84	LCD Backlight Driver		
66	85	eDP Display Connector	X362	06/23/2015
67	86	SSD MODULE	PAULM	06/15/2015
68	99	DEVELOPMENT ONLY	PAULM	06/15/2015
69	100	Power Aliases	X502-EXP	12/03/2015
70	102	NC_ AND NO_TEST SIGNALS	PAULM	06/15/2015
71	103	Memory Signal Swaps	X502-EXP	12/03/2015
72	104	FCT, ICT PROPERTIES	PAULM	06/15/2015
73	500	=LAST SCHEMATIC PAGE=	MICKLEE	06/23/2015

## DOCUMENTS / BOARDS / ASSEMBLIES

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-02265	1	SCHEM,MLB_CATZ,X502	SCH		
820-00875	1	PCBF,MLB_CATZ,X502	MLB	CRITICAL	
639-03266		PCBA,MLB_CATZ,XXXXX,X502			
685-00125	1	COMMON PARTS,MLB_CATZ,X502	CBOM		CMN_PARTS_BOM
985-00239	1	DEV PARTS,MLB_CATZ,X502	DEV1		DEVELOPMENT_LIST

合肥怡飞苹果维修qq: 82669515  
qq群: 241000

## Table of Contents

DRAWING TITLE		DRAWING NUMBER	SIZE
SCHEM,MLB-CATZ,X502		051-02265	D
 Apple Inc.		REVISION	1.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	1 OF 500
		SHEET	1 OF 73
		BOM_COST_GROUP=NO COST ITEMS	

Major ICs

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-00235	1	IC,CPU,SKL-ULT,2+3E,42X24MM,BGA1356	U0500	CRITICAL	CPU_SKL:BASE
998-04195	1	INTERPOSER,VTT ADAPTER,SKL-U,BGA1356	U0500	CRITICAL	CPU_SKL:VTT_INTERPOSER
337S00168	1	CPU,SKYU,QJ8N,DO,QS,2/2,2.3,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_2_QS_2.3
337S00170	1	CPU,SKYU,QJ8K,DO,QS,2/2,2.6,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_2_QS_2.6
337S00149	1	CPU,SKYU,QJ57,JO,ES0,2/3,1.6,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_ES0_GD
337S00150	1	CPU,SKYU,QJ58,JO,ES0,2/3,1.6,28W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_ES0_BT
337S00219	1	CPU,SKYU,QK2T,K1,SQS,1.8,15W,.95,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_SQS_1G8
337S00220	1	CPU,SKYU,QKBY,K1,SQS,2.2,15W,1.05,BG1356	U0500	CRITICAL	CPU_SKL:2_3_SQS_2G2
337S00222	1	CPU,SKYU,QK33,K1,SQS,2.0,15W,1.0,BG1356	U0500	CRITICAL	CPU_SKL:2_3_SQS_2G0
337S00233	1	CPU,SKYU,QK32,K1,SQS,2.4,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_SQS_2G4
337S00232	1	CPU,SKYU,SR2JC,K1,PRQ,1.8,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_PRQ_1G8
337S00239	1	CPU,SKYU,SR2JM,K1,PRQ,2.0,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_PRQ_2G0
337S00234	1	CPU,SKYU,SR2JL,K1,PRQ,2.4,15W,BGA1356	U0500	CRITICAL	CPU_SKL:2_3_PRQ_2G4

ACE

353S00422	2	IC,CD3215,USB PWR SWITCH,A0,6X6MM,BGA96	U3100,U3200	CRITICAL	ACE:A0
353S00660	2	IC,CD3215,ACE,A1,USB PWR SWITCH,BGA96	U3100,U3200	CRITICAL	ACE:A1
353S00807	2	IC,CD3215,ACE,B0,USB PWR SWITCH,BGA96	U3100,U3200	CRITICAL	ACE:B0
353S00887	2	IC,CD3215,ACE,B0,USB PWR SW,BLNK,BGA96	U3100,U3200	CRITICAL	ACE:B0_B
353S00888	2	IC,CD3215,ACE,B0,USB PWR SW,OTP=2,BGA96	U3100,U3200	CRITICAL	ACE:B0_2
353S00926	2	IC,CD3215,ACE,B03,USB PWR SW,BLNK,BGA96	U3100,U3200	CRITICAL	ACE:B0_3
353S00961	2	IC,CD3215,ACE,C00,USB PWR SW,BLNK,BGA96	U3100,U3200	CRITICAL	ACE:C0

(BOOT CODE: 0002.08.07)

(BOOT CODE: 0002.08.07)

(BOOT CODE: 0002.08.08)

TBT ALPINE RIDGE

338S00160	1	IC,TBT,ALPINE RIDGE DP,QSJV,B1,6X6MM,BGA96	U2800	CRITICAL	TBT_AR:B1_QS
998-04160	1	IC,TBT,ALP-RIDGE DP,SLL44-TRAY,B1,CSP337	U2800	CRITICAL	TBT_AR:B1_PRQ_TRAY
338S00176	1	IC,TBT,ALPN-RIDGE DP,SLL43-T&R,B1,CSP337	U2800	CRITICAL	TBT_AR:B1_PRQ
338S00229	1	IC,TBT,ALPINE RIDGE,QSTY,QS,C0,CSP337	U2800	CRITICAL	TBT_AR:C0_QS
338S00249	1	IC,TBT,ALPINE RIDGE,QT5S,QS,C1,CSP337	U2800	CRITICAL	TBT_AR:C1_QS
338S00254	1	IC,TBT,ALPINE RIDGE,SLLSM,PRQ,C1,CSP337	U2800	CRITICAL	TBT_AR:C1_PRQ

WIRELESS MODULE

339S0250	1	MODULE,WIFI/BT,STELLA CIDRE,MUR,LGA80	U3700	CRITICAL	WIRELESS:MURATA
339S0251	1	MODULE,WIFI/BT,STELLA CIDRE,USI,LGA80	U3700	CRITICAL	WIRELESS:USI

Programmables (All Builds)

SMC

338S1231	1	IC,SMC12,40MHZ/500MIPS MCU,7X7,168BGA	U5000	CRITICAL	SMC:BLANK
341S00334	1	IC,SMC-B1,EXT (V2.31A18) POC,X502	U5000	CRITICAL	SMC:POC
341S00429	1	IC,SMC-B1,EXT (V2.35A4) PROTO 1,X502	U5000	CRITICAL	SMC:PROTO1
341S00517	1	IC,SMC-B1,EXT (V2.35A51) PROTO 2,X502	U5000	CRITICAL	SMC:PROTO2
341S00562	1	IC,SMC-B1,EXT (V2.36A2) EVT,X502	U5000	CRITICAL	SMC:EVT
341S00611	1	IC,SMC-B1,EXT (V2.36A33) PRE-DVT,X502	U5000	CRITICAL	SMC:PREDVT
341S00633	1	IC,SMC-B1,EXT (V2.36A48) DVT,X502	U5000	CRITICAL	SMC:DVT
341S00662	1	IC,SMC-B1,EXT (V2.36F58) PVT,X502	U5000	CRITICAL	SMC:PVT

EFI ROM

335S0959	1	IC,SPI SERIAL FLASH,64M BITS,3V,CSP,QE=1	U6100	CRITICAL	BOOTROM:BLANK	MICRON
335S00006		ALT_CMN ALL	MACRONIX			
341S00389	1	IC,EFI (V0072) PROTO 0,X502	U6100	CRITICAL	BOOTROM:PROTO0	
341S00452	1	IC,EFI (V0093) PROTO 0,X502	U6100	CRITICAL	BOOTROM:PROTO1	
341S00513	1	IC,EFI (V0114) PROTO 2,X502	U6100	CRITICAL	BOOTROM:PROTO2	
341S00543	1	IC,EFI (V0130) PROTO 2.2,X502	U6100	CRITICAL	BOOTROM:PROTO2_2	
341S00573	1	IC,EFI (V0143) EVT,X502	U6100	CRITICAL	BOOTROM:EVT	
341S00673	1	IC,EFI (V0173) PVT,X502	U6100	CRITICAL	BOOTROM:PVT	

BT ROM

335S00024	1	IC,FLASH,US08,512KBIT,75MHZ	U3770	CRITICAL	BT_ROM:BLANK
335S00837	335S00024	ALT_CMN ALL ALTERNATE			
341S00196	1	IC,BT ROM (V53) DVT,X261	U3770	CRITICAL	BT_ROM:X261
341S00397	1	IC,BT ROM (V53) PROTO0,X502	U3770	CRITICAL	BT_ROM:PROTO0
341S00397	1	IC,BT ROM (V53) PROTO0,X502	U3770	CRITICAL	BT_ROM:PVT

WIFI ROM

335S0956	1	IC,MEMORY,EEPROM,4K,1.7V-5.5V,UDFN8	U3780	CRITICAL	WIFI-ROM:BLANK
335S00145	335S0956	ALT_CMN ALL ALTERNATE			
341S00607	1	WIFI ROM (P175) PRE-DVT,MW1,X502	U3780	CRITICAL	WIFI-ROM:MURATA-FCC
341S00608	1	WIFI ROM (P175) PRE-DVT,MW2,X502	U3780	CRITICAL	WIFI-ROM:MURATA-ETSI
341S00609	1	WIFI ROM (P175) PRE-DVT,MW3,X502	U3780	CRITICAL	WIFI-ROM:MURATA-APAC
341S00610	1	WIFI ROM (P175) PRE-DVT,IND,X502	U3780	CRITICAL	WIFI-ROM:MURATA-IND
341S00636	1	WIFI ROM (P177) USI-MW1,X502	U3780	CRITICAL	WIFI-ROM:USI-FCC
341S00637	1	WIFI ROM (P177) USI-MW2,X502	U3780	CRITICAL	WIFI-ROM:USI-ETSI
341S00638	1	WIFI ROM (P177) USI-MW3,X502	U3780	CRITICAL	WIFI-ROM:USI-APAC
341S00639	1	WIFI ROM (P177) USI-IND,X502	U3780	CRITICAL	WIFI-ROM:USI-IND

TBT ROM

335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,US08	U2890	CRITICAL	AR_ROM:BLANK
341S00451	1	IC,NVM / AR (V0.8.15.E1) PROTO 1,X502	U2890	CRITICAL	AR_ROM:PROTO1
341S00512	1	IC,NVM (VB1-10.11-E2.6.3) PROTO 2,X502	U2890	CRITICAL	AR_ROM:PROTO2
341S00559	1	IC,NVM (V16.8) EVT,X502	U2890	CRITICAL	AR_ROM:EVT
341S00606	1	IC,NVM (V1.5) PRE-DVT,X502	U2890	CRITICAL	AR_ROM:PREDVT
341S00628	1	IC, NVM (V3.8), DVT, X502	U2890	CRITICAL	AR_ROM:DVT
341S00661	1	IC, NVM (VTBD), PVT, X502	U2890	CRITICAL	AR_ROM:PVT

合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>BOM Configuration</b>	
	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH	PAGE 2 OF 500
SHEET	2 OF 73

BOM\_COST\_GROUP=NO COST ITEMS

Main DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists DRAM parts like 333S00101, 333S00784, etc.

Main DRAM SPD Straps

PCH INTERNAL FULL-UPS ARE TO VCCGPPD = 3.3V.

RAMCFG1-4 table with columns for HYNIX, MICRON, SAMSUNG, -RESERVED and their respective values for 8GB, 16GB, 2133, 1867.

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists resistor parts like 117S0006.

MLB VERSION ID STRAPS

PCH INTERNAL FULL-UPS ARE TO VCCGPPD = 3.3V.

Table with 5 columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION, CODE, INVERT TO VALUE. Lists strap parts like 117S0006.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

More Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists more alternate parts for various components.



合肥怡飞苹果维修qq : 82669515 qq群 : 241000

Design information box containing: DESIGN: X502/MLB CATZ, LAST CHANGE: Fri Aug 5 13:34:33 2016, Apple Inc. logo, BOM Configuration title, and drawing details (051-02265, 1.0.0, 3 OF 500).

BOM\_COST\_GROUP=NO COST ITEMS


### MOUNTING HOLES

998-03850







### FAN MOUNTING HOLE

998-03850











### PLATED HOLES









### POGO PINS

870-01680





### TOP STANDOFFS

860-00385



### BOTTOM STANDOFFS

860-00468



### SHIELD CANS

#### MEMORY CAN - TOP

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-07887	1	SHIELD CAN FENCE,DRAM,MN,X520	SHLD4	CRITICAL	SHIELD_CAN_MEMORY_TOP

#### MEMORY CAN - BOTTOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-08894	1	SHIELD FENCE,BOT DRAM,SUS,PRE-MN,X520	SHLD1	CRITICAL	SHIELD_CAN_MEMORY_BOT

#### WIRELESS CAN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-07884	1	SHIELD CAN FENCE,DRAM,MN,TALL,X520	SHLD2	CRITICAL	SHIELD_CAN_WIFI

#### USB-C CAN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-07885	1	SHIELD CAN,AR,USB-C,THRU,X520	SHLD3	CRITICAL	SHIELD_CAN_USBC

DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016

PAGE TITLE		PD Parts	
	DRAWING NUMBER	051-02265	SIZE
	REVISION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	4 OF 500
		SHEET	4 OF 73


BOM\_COST\_GROUP=MECHANICALS

CRITICAL OMIT TABLE

U0500 SKL-ULT-2+3E

TBD BGA

SYM 1 OF 20




OMIT TABLE


U0500 SKL-ULT-2+3E

TBD BGA


SYM 20 OF 20



=PP3V3\_SUS\_PCH\_VCCPRIM



=PP3V3\_S0\_PCH



合肥怡飞苹果维修qq: 82669515 qq群: 241000



DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016

CPU GFX

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-02265	SIZE	D
REVISION	1.0.0		
PAGE	5 OF 500		
SHEET	5 OF 73		





CFG<4> = eDP ENABLE/DISABLE    1 = DISABLED    0 = ENABLED

合肥怡飞苹果维修qq: 82669515  
qq群: 241000




BOM\_COST\_GROUP=CPU & CHIPSET

DESIGN: X502/MLB CATZ		LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE <b>CPU MISC/JTAG/CFG/RSVD</b>			
DRAWING NUMBER 051-02265		SIZE D	
REVISION 1.0.0		BRANCH	
PAGE 6 OF 500		SHEET 6 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



合肥怡飞苹果维修qq: 82669515  
qq群: 241000



PLACE\_NEAR=U0500.AU18:6MM  
PLACE\_NEAR=U0500.AT18:6MM  
PLACE\_NEAR=U0500.AR18:6MM

CPU LPDDR3 Interface	
Apple Inc.	DRAWING NUMBER: 051-02265
NOTICE OF PROPRIETARY PROPERTY:	REVISION: 1.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 7 OF 500
II NOT TO REPRODUCE OR COPY IT	SHEET: 7 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

D

C

B







A

D

C

B

A



R0829: PLACE\_NEAR=U0500.B63:12.7MM  
R0830: PLACE\_NEAR=U0500.A63:12.7MM  
R0831: PLACE\_NEAR=U0500.D64:12.7MM

Apple Inc. CPU & PCH Power

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER	051-02265	SIZE	D
REVISTION	1.0.0	BRANCH	
PAGE	8 OF 500	SHEET	8 OF 73



D

C

B




A

D

C

B

A



合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

BOM\_COST\_GROUP=CPU & CHIPSET

EYEC_MASTER=PAULM		EYEC_DATE=06/15/2015	
PAGE TITLE			
CPU & PCH Grounds		DRAWING NUMBER	SIZE
Apple Inc.		051-02265	D
		REVISION	
		1.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 500
		SHEET	9 OF 73




合肥怡飞苹果维修qq: 82669515  
qq群: 241000


CPU Core Decoupling		DRAWING NUMBER	051-02265	SIZE	D
Apple Inc.		REVISION	1.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 500		
I I NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 73		
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
I I ALL RIGHTS RESERVED					

BOM\_COST\_GROUP=CPU & CHIPSET

69 8 =PPVCCGT\_S0\_CPU




69 8 =PPVCCGTX\_S0\_CPU




合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

PAGE TITLE		CPU GT Decoupling	
DRAWING NUMBER		051-02265	SIZE D
REVISTION		1.0.0	
BRANCH			
PAGE		11 OF 500	
SHEET		11 OF 73	




CPU CIRCUITS GENERATE NOISE AT WIFI BAND FREQUENCIES.  
USE SPECIFIC 3PF CAPS FOR BEST FILTERING OF THOSE FREQUENCIES.




合肥怡飞苹果维修qq: 82669515  
qq群: 241000

FILTER PLACEHOLDERS ONLY





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	4	RES, MF, 1A MAX, 0OHM, 5%, 0603	L1250, L1252, L1253, L1254		





PAGE TITLE		PCH Decoupling	
DRAWING NUMBER		051-02265	SIZE D
REVISTION		1.0.0	
BRANCH			
PAGE		12 OF 500	
SHEET		12 OF 73	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



MEMORY CONFIGURATION STRAPS.



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG4_L, RAMCFG3_L, RAMCFG2_L, RAMCFG1_L, RAMCFG0_L

BOM\_COST\_GROUP=CPU & CHIPSET

DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016


PAGE TITLE  
**PCH Audio/LPC/SPI/SMBus**

Apple Inc.

DRAWING NUMBER	051-02265	SIZE	D
REVISION	1.0.0		
PAGE	13 OF 500		
SHEET	13 OF 73		

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I V ALL RIGHTS RESERVED


### PCH Reset Button



R1400 kept for debug purposes.


OMIT TABLE	
U0500	
SKL-ULT-2+3E	
TBD	
BGA	
SYM 11 OF 20	
SYSTEM POWER MANAGEMENT	
GFP_B12/SLP_S0*	AT11
GPD4/SLP_S3*	AP15
GPD5/SLP_S4*	BA16
GPD10/SLP_S5*	AY16
SLP_SUS*	AN15
SLP_LAN*	AW15
GPD9/SLP_WLAN*	BB17
GPD6/SLP_A*	AN16
GPD3/PWRBTN*	BA15
GPD1/ACPRESENT*	AY15
GPD0/BATLOW*	AU13
GPP_A11/PME*	AU11
INTRUDER*	AP16
GPP_B11/EXT_PWR_GATE*	AM10
GPP_B2/VRALERT*	AM11

PM_SLP_S0_L	14 39 60 72
PM_SLP_S3_L	14 26 39 59 60 66 72
PM_SLP_S4_L	14 39 60 68 72
PM_SLP_S5_L	14 39 60 72
PM_SLP_SUS_L	14 60 72
TP_PCH_SLP_WLAN_L	70
TP_PCH_SLP_A_L	72
PCH_PWRBTN_L	14 41
SSD_SR_EN_L	14 67
PM_BATLOW_L	14 28 39
TP_PCH_PME_L	70
PCH_INTRUDER_L	70
PCH_HSIO_PWR_EN	60
BT_LOW_PWR_L	14 34 35



NOTE: PM\_SLP\_S0\_L HAS INTERNAL PULL-UP BEFORE RSMRST\_L IS RELEASED. THIS CAUSES A VOLTAGE DIVIDER WITH THE PULL-DOWN HERE. THE SIGNAL IS DRIVEN HI AFTER RSMRST\_L IS RELEASED.

OMIT TABLE	
U0500	
SKL-ULT-2+3E	
TBD	
BGA	
SYM 9 OF 20	
CSI-2	
CSI2_DN0	C37
CSI2_DP0	D37
CSI2_DN1	C32
CSI2_DP1	D32
CSI2_DN2	C29
CSI2_DP2	D29
CSI2_DN3	B26
CSI2_DP3	A26
CSI2_DN4	E13
CSI2_DP4	M1
CSI2_DN5	
CSI2_DP5	
CSI2_DN6	
CSI2_DP6	
CSI2_DN7	
CSI2_DP7	
CSI2_DN8	
CSI2_DP8	
CSI2_DN9	
CSI2_DP9	
CSI2_DN10	
CSI2_DP10	
CSI2_DN11	
CSI2_DP11	







ALL GPP F\* PINS ARE 1.8V ONLY!





合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>PCH Power Management</b>	
Apple Inc.	DRAWING NUMBER 051-02265
REVISION 1.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 14 OF 500	SHEET 14 OF 73



PCIE Port Assignments:



CLOCK SIGNALS



ANY CLKREQ CAN MAP TO ANY CLK.  
 ANY CLKREQ OR CLK CAN MAP TO ANY PCIE PORT.  
 UNUSED CLKREQS AND CLKS SHOULD BE DISABLED.  
 PER SKYLAKE PDG, SKYLAKE PCH EDS.



DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016

PAGE TITLE  
**PCH PCIE/USB/CLKS**

Apple Inc.

DRAWING NUMBER: 051-02265  
 REVISION: 1.0.0  
 BRANCH:  
 PAGE: 15 OF 500  
 SHEET: 15 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


BOM\_COST\_GROUP=CPU & CHIPSET

ALL GPP\_F\* PINS ARE 1.8V ONLY!  
OMIT TABLE


U0500 SKL-ULT-2+3E pinout table with columns for pin name, package pin, and board pin. Includes sections for LPSS, ISH, and various peripheral signals like AUD\_SPI, TPAD\_SPI, and SOC\_UART.

MLB ID STRAPS.

PCH INTERNAL PULL-UPS ARE TO VCCGPPD = 3.3V.



BOM table for MLB ID straps. Columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), BOM OPTION, CODE. Lists resistors R1694 through R1699.




Apple Inc. drawing information including design name (X502/MLB CATZ), last change date (Thu Aug 4 21:00:42 2016), drawing number (051-02265), revision (1.0.0), and page number (16 OF 500).



Primary / Merged (CPU/PCH) Micro2-XDP

=PP1V\_SUS\_XDP



PCH XDP Signals

These signals do not connect to the Primary (Merged) XDP connector in this architecture. The PDG puts them on a secondary XDP connector that is only needed in some PCH debugging situation. They are listed here to show their secondary XDP functions and to provide test points for signals that are not used elsewhere.

PCH/XDP Signals

PCH/XDP Signals	Non-XDP Signals
XDP_JTAG_ISP_TCK	JTAG_ISP_TCK
XDP_JTAG_ISP_TDI	JTAG_ISP_TDI
XDP_PCH_OBSDATA_A2	TP1870
XDP_PCH_OBSDATA_A3	TP1871
XDP_PCH_OBSDATA_B0	TP1872
XDP_PCH_OBSDATA_C0	TP1873
XDP_PCH_OBSDATA_C1	TP1874
XDP_PCH_OBSDATA_C2	TP1875
XDP_PCH_OBSDATA_C3	TP1876
XDP_PCH_OBSDATA_D0	TP1877
XDP_PCH_OBSDATA_D1	TP1878
XDP_PCH_OBSDATA_D2	TP1879
XDP_PCH_OBSDATA_D3	TP1880
XDP_PCH_OBSFN_C1	TP1881
XDP_USB_EXT_A_OC_L	USB_EXT_A_OC_L
XDP_USB_EXT_B_OC_L	USB_EXT_B_OC_L
XDP_USB_EXT_C_OC_L	USB_EXT_C_OC_L
XDP_USB_EXT_D_OC_L	USB_EXT_D_OC_L


Unused GPIOs have TPs.  
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.  
 JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

合肥怡飞苹果维修qq: 82669515  
 qq群: 241000


DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>CPU/PCH Merged XDP</b>	
	Apple Inc.
DRAWING NUMBER	051-02265
REVISION	1.0.0
BRANCH	
PAGE	18 OF 500
SHEET	17 OF 73

BOM\_COST\_GROUP=DEBUG

### System 32kHz / 12MHz / 24MHz Clock Generator




### PCH ME Disable Strap



PCH uses HDA SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. \*\*\*\*\* Circuit does not support HDA voltage >3.3V.

### PCIe Wake Muxing





合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

PAGE TITLE		Chipset Support 1	
DRAWING NUMBER	051-02265	REVISION	1.0.0
	Apple Inc.		19 OF 500
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		18 OF 73	





### OPTION STRAPS

PROJECT DEPENDANT










STUFF PULL-UPS TO ENABLE INTERNAL GPU DP PORTS.  
NOSTUFF / DELETE TO ALLOW INTERNAL PULL-DOWNS TO DISABLE.







### GREENCLK CLOCK CONNECTIONS.




PCH 24MHz VIOE Options




SERIES R FOR VOLTAGE DIVIDER WHEN PCH IS DRIVING IN L1 SUB-STATE.




UNUSED PCH XDP SIGNALS NEED TEST POINTS.





EXTRA BPM TESTPOINTS




IFDIM TRIGGERS USING R2055 & R2056 PADS  
ASK DC/DC GROUP FOR DETAILS.




### UNUSED GPIO SIGNALS




### RESETS



### S3X SSD CONTROL



### PROBE POINTS



合肥怡飞维修 qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ  
LAST CHANGE: Thu Aug 4 21:00:42 2016


PAGE TITLE  
**Chipset Support 2**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-02265	SIZE	D
REVISION	1.0.0		
BRANCH			
PAGE	20 OF 500		
SHEET	19 OF 73		


### CPU-Based Margining



合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

PAGE TITLE		LPDDR3 VREF Margining	
	DRAWING NUMBER	051-02265	SIZE
	REVISION	1.0.0	D
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	22 OF 500
		SHEET	20 OF 73


# LPDDR3 CHANNEL A (0-31)



BOM\_COST\_GROUP=DRAM

SYNC_MASTER=X502-EXP		SYNC_DATE=12/03/2015	
PAGE TITLE			
LPDDR3 DRAM Channel A (00-31)			
	DRAWING NUMBER	051-02265	SIZE
	REVISTION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 500
		SHEET	21 OF 73


# LPDDR3 CHANNEL A (32-63)



BOM\_COST\_GROUP=DRAM

SYNC_MASTER=X502-EXP		SYNC_DATE=12/03/2015	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
	DRAWING NUMBER	051-02265	SIZE
	REVISTION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 500
		SHEET	22 OF 73

# LPDDR3 CHANNEL B (0-31)



D

C

B

A

D

C


B

A

BOM\_COST\_GROUP=DRAM

SYNC_MASTER=X502-EXP		SYNC_DATE=12/03/2015	
PAGE TITLE			
LPDDR3 DRAM Channel B (00-31)			
	DRAWING NUMBER	051-02265	SIZE
	REVISTION	1.0.0	D
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	25 OF 500
		SHEET	23 OF 73

# LPDDR3 CHANNEL B (32-63)





PLACEMENT NOTE:  
 10uF Caps are shared between DRAM.  
 Distribute evenly.

SYNC_MASTER=X502-EXP		SYNC_DATE=12/03/2015	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
Apple Inc.	DRAWING NUMBER	051-02265	SIZE
	REVISTION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 500
		SHEET	24 OF 73



Intel recommends 68 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

BOM\_COST\_GROUP=DRAM

SYNC_MASTER=X502-EXP		SYNC_DATE=12/03/2015	
PAGE TITLE			
<b>LPDDR3 DRAM Termination</b>			
	DRAWING NUMBER	051-02265	SIZE D
	REVISION	1.0.0	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 500
		SHEET	25 OF 73

D

C

B






A

D


C

B

A



SYNC_MASTER=X362		SYNC_DATE=07/29/2015	
PAGE TITLE			
<b>USB-C HIGH SPEED 1</b>		DRAWING NUMBER	051-02265
Apple Inc.		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 500
		SHEET	26 OF 73




**WORKAROUND TO LIMIT INRUSH CURRENT AT LVR TURN ON.**  
 PRECHARGE RAIL AFTER SX RAIL TURNS ON BUT RESET IS STILL ASSERTED.

合肥怡飞苹果维修部: 82669515  
 qq群: 241069


SYNC_MASTER=X362		SYNC_DATE=07/29/2015	
PAGE TITLE			
		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 500
		SHEET	27 OF 73

RIDGE AC COUPLING

R2D




D2R



ACE RPD STRAPPING


CONNECT G1/G2 TO CC1/CC2 TO RECEIVE POWER UNDER DB CASE  
CONNECT G1/G2 TO GND TO NOT RECEIVE POWER UNDER DB CASE



ACE BUSPOWERZ STRAPPING


PU BUSPOWERZ TO LDO\_3V3 TO NOT PASS VBUS TO SYS UNDER DB CASE

PU BUSPOWERZ TO LVBD TO PASS VBUS TO SYS UNDER DB CASE  
USES INT POWER PATH  
GND BUSPOWERZ TO PASS VBUS TO SYS UNDER DB CASE  
USES EXT POWER PATH





RIDGE DEBUG CONN

J3099




ACE DEBUG CONN


J3098















POWER ALIASES



MISC ALIASES



DP / USB SOURCE ALIASES




DESIGN: X502/MLB CATZ  
LAST CHANGE: Fri Aug 5 13:34:33 2016

Apple Inc. logo and drawing information including drawing number 051-02265, revision 1.0.0, and page 30 of 500.

BOM\_COST\_GROUP=USB-C

# PRIMARY ACE USB-C PORT CONTROLLER (UPC)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0304	2	CAP,CER,X5R,0.22UF,20%,6.3V,0201	C3109,C3209		ACE_SS_CAP:A_B
132S0390	2	CAP,CER,X5R,0.47UF,10%,6.3V,0201	C3109,C3209		ACE_SS_CAP:C0

USB-C PORT CONTROLLER A

Apple Inc.

DRAWING NUMBER: 051-02265  
REVISION: 1.0.0

PAGE: 31 OF 500  
SHEET: 29 OF 73


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=USB-C

合肥怡丰  
qq群: 241000

PIN D6 IS UNDOCUMENTED RESET  
CAN GROUND PIN D6 IN PRODUCTION

# SECONDARY ACE USB-C PORT CONTROLLER (UPC)



PULL R3209 AND R3208 UP TO ACES\_LDOs FOR 1ST RIDGE'S ACES  
 PULL R3209 AND R3208 DOWN TO GND FOR 2ND RIDGE'S ACES


TESTPOINTS MUST BE PRESENT FOR GPIO0, GPIO1 (EVEN IN PRODUCTION)  
 USE GPIO2 FOR USB-C ANALOG AUDIO SUPPORT ON DESIGNS WITHOUT AN AUDIO JACK CONNECTOR  
 USE GPIO3 FOR POWER GATE EN ON BANSUPT DESIGNS

合肥怡飞苹果维修 qq群: 2410082669515



PIN D6 IS UNDOCUMENTED RESET CAN GROUND PIN D6 IN PRODUCTION

SYNC_MASTER=E85-REF		SYNC_DATE=06/17/2015	
PAGE TITLE: <b>USB-C PORT CONTROLLER B</b>			
	DRAWING NUMBER	051-02265	SIZE D
	REVISION	1.0.0	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	32 OF 500
		SHEET	30 OF 73

BOM COST GROUP=USB-C



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
377S00017	4	TVS DIODE, 1LINE, BIDIR, 3.5HP320V, D3300, D3408, D3409		CRITICAL	



DESIGN: X502/MLB CATZ  
LAST CHANGE: Mon Aug 8 12:54:34 2016

PAGE TITLE  
**USB-C CONNECTOR A**

Apple Inc.  
DRAWING NUMBER: 051-02265  
REVISION: 1.0.0  
PAGE: 33 OF 500  
SHEET: 31 OF 73

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=USB-C

D

C

B



A

D

C

B

A




合肥怡飞苹果维修 qq: 82669515  
 qq群: 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Fri Aug 5 13:34:33 2016	
PAGE TITLE	
<b>USB-C CONNECTOR B</b>	
Apple Inc.	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 34 OF 500	SIZE D
SHEET 32 OF 73	

BOM\_COST\_GROUP=USB-C



### TBT T "POC" Power-up Reset





合肥怡飞苹果维修qq : 82669515  
 qq群 : 241000

BOM\_COST\_GROUP=USB-C


DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>USB-C SUPPORT 2</b>	
	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH
	PAGE 35 OF 500
	SHEET 33 OF 73

CRITICAL U3700 LBEE5UA1BL-717 LGA (2 OF 2)




U3700 LBEE5UA1BL-717 LGA OMIT TABLE CRITICAL


RF Diplexers & Matching



WIFI ROM








BT ROM



SYNC_MASTER=PAULM		SYNC_DATE=06/15/2015	
PAGE TITLE			
<b>WIFI/BT MODULE</b>			
Apple Inc.		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 500
		SHEET	34 OF 73

# BT UART Isolation

# WIFI UART ISOLATION



合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

PAGE TITLE		
WIFI/BT Module Support		
	DRAWING NUMBER	051-02265
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		
PAGE	38 OF 500	
SHEET	35 OF 73	

D

C

B


A

D

C

B

A



合肥怡  
qq群: 241000

PAGE TITLE		DRAWING NUMBER		SIZE
CAMERA 1 OF 2		051-02265		D
Apple Inc.		REVISION		1.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		39 OF 500
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		36 OF 73
I I NOT TO REPRODUCE OR COPY IT				
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
I I ALL RIGHTS RESERVED				

D

C

B


A

D

C

B

A




PCIE_CAMERA_R2D_C_P	C4033	1	2	PCIE_CAMERA_R2D_P
PCIE_CAMERA_R2D_C_N	C4032	1	2	PCIE_CAMERA_R2D_N
PCIE_CAMERA_D2R_C_P	C4031	1	2	PCIE_CAMERA_D2R_P
PCIE_CAMERA_D2R_C_N	C4030	1	2	PCIE_CAMERA_D2R_N
PCIE_CLK100M_CAMERA_P	C4061	1	2	PCIE_CLK100M_CAMERA_C_P
PCIE_CLK100M_CAMERA_N	C4062	1	2	PCIE_CLK100M_CAMERA_C_N

S2 DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S00016	1	IC,SDRAM,25NM 4GB,DDR3L-1866,96B	FBGA U4000	CRITICAL	
333S00030	333S00016	ALL			HYNIX ALT TO MICRON FOR S2 CAMERA DDR3 MEMORY
333S00084	333S00016	ALL			MICRON 20NM FOR S2 CAMERA DDR3 MEMORY


CAMERA SENSOR




PAGE TITLE		CAMERA 2 OF 2	
Apple Inc.		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 500
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=CAMERA


### KEYBOARD CONNECTOR




### TPAD CONNECTOR




### COWLING BOSES




### ESD DIODES



### FAN SUPPORT



### CS ISOLATION



合肥信果维修 qq: 82669515  
 qq群: 100000000

PAGE TITLE		
P1:KEYBOARD & TRACKPAD CONN		
Apple Inc.	DRAWING NUMBER	051-02265
	REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	48 OF 500
	SHEET	38 OF 73

D

D

C


C

B

B

A

A




NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

SYNC_MASTER=PAULM		SYNC_DATE=06/15/2015	
PAGE TITLE			
		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	50 OF 500
		SHEET	39 OF 73
		SIZE	D


SMC AVREF Supply






PROCHOT/THRMTRIP Support



PECI Support



Top-Block Swap



69	39	=PP3V3_S5_SMC					
69	39	=PP3V3_S4_SMC					
69	39	=PP3V3_S0_SMC					
72	41	SMC_PME_S4_WAKE_L	R5166	100K	1	2	
41	39	SMC_PME_S4_DARK_L	R5167	100K	1	2	5% 1/20W MF 201
39	35	SMC_WIFI_EVENT_L	R5168	100K	1	2	5% 1/20W MF 201
60	39	SMC_PMIC_INT_L	R5169	100K	1	2	5% 1/20W MF 201
60	39	SMC_ONOFF_L	R5170	10K	1	2	5% 1/20W MF 201
41	39	SMC_SENSOR_ALERT_L	R5172	10K	1	2	5% 1/20W MF 201
39		SMC_TX_L	R5173	10K	1	2	
39		SMC_RX_L	R5174	100K	1	2	5% 1/20W MF 201
72	39	SMC_DEBUGPRT_TX_L	R5175	20K	1	2	5% 1/20W MF 201
72	39	SMC_DEBUGPRT_RX_L	R5176	20K	1	2	5% 1/20W MF 201
72	39	SMC_TMS	R5177	10K	1	2	5% 1/20W MF 201
72	39	SMC_TDO	R5178	10K	1	2	5% 1/20W MF 201
72	39	SMC_TDI	R5179	10K	1	2	5% 1/20W MF 201
72	39	SMC_TCK	R5180	10K	1	2	5% 1/20W MF 201
40	39	SMC_BC_ACOK	R5187	100K	1	2	5% 1/20W MF 201
39		SMC_ADAPTER_EN	R5185	100K	1	2	5% 1/20W MF 201
40	39	SMC_THRMTRIP	R5186	10K	1	2	5% 1/20W MF 201
39		SMC_DELAYED_PWRGD	R5191	100K	1	2	5% 1/20W MF 201
60	39	SMC_PM_G2_EN	R5198	100K	1	2	5% 1/20W MF 201
40	39	SMC_PROCHOT	R5199	100K	1	2	5% 1/20W MF 201

合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

PAGE TITLE		SMC Shared Support	
DRAWING NUMBER		051-02265	SIZE D
REVISION		1.0.0	
BRANCH			
PAGE		51 OF 500	
SHEET		40 OF 73	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=SMC



SMC ANALOG INPUTS

SMC_ADC0	SMC_DCIN_VSENSE	
SMC_ADC1	SMC_DCIN_ISENSE	
SMC_ADC2	SMC_PBUS_VSENSE	
SMC_ADC3	SMC_BMON_ISENSE	
SMC_ADC4	SMC_TPAD_ISENSE	
SMC_ADC5	SMC_CPU_HI_ISENSE	
SMC_ADC6	SMC_CPU_VSENSE	
SMC_ADC7	SMC_CPU_ISENSE	
SMC_ADC8	SMC_GT_VSENSE	
SMC_ADC9	SMC_GT_ISENSE	
SMC_ADC10	SMC_SA_ISENSE	
SMC_ADC11	SMC_1V85G_ISENSE	
SMC_ADC12	SMC_SSD_ISENSE	
SMC_ADC13	SMC_3V3SSD_ISENSE	
SMC_ADC14	SMC_1V2S3_ISENSE	
SMC_ADC15	SMC_CPU_IMON_ISENSE	
SMC_ADC16	SMC_GT_IMON_ISENSE	
SMC_ADC17	SMC_3V3LCD_ISENSE	
SMC_ADC18	SMC_3V3WLS_ISENSE	
SMC_ADC19	SMC_LCDBKLT_ISENSE	
SMC_ADC20	SMC_SA_IMON_ISENSE	
SMC_ADC21	SMC_5V84_ISENSE	
SMC_ADC22	SMC_3V3S5_ISENSE	
SMC_ADC23	SMC_TBT_ISENSE	

SMC_GFX_THROTTLE_L	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_GFX_THROTTLE_L
SMC_GFX_OVERTEMP	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_GFX_OVERTEMP
SMC_FAN_1_CTL	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_1_CTL
SMC_FAN_1_TACH	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_1_TACH




SMC_SOC_POR	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_SOC_POR
-------------	----------------	-----------	----------------

SMC_GFX_SELF_THROTTLE	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_GFX_SELF_THROTTLE
-----------------------	----------------	-----------	--------------------------


SPI_SMC_CLK	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_SMC_CLK
SPI_SMC_CS_L	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_SMC_CS_L
SPI_SMC_MISO	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_SMC_MISO
SPI_SMC_MOSI	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_SMC_MOSI

SMC_MIKEYBUS_SEL_LEFT	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_MIKEYBUS_SEL_LEFT
-----------------------	----------------	-----------	--------------------------



SYS_ONEWIRE	MAKE_BASE=TRUE	NO_TEST=1	NC_SYS_ONEWIRE
-------------	----------------	-----------	----------------




Thermal Alerts




S4 SMC Wake Sources






AMR SENSOR PADS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-05143	1	SUBASSY (T&R) PCBA,HES INTERPOSER 45,X502	J5250	CRITICAL	



OR gate ensures that both sensors detect that the lid is closed. This prevents a stray magnet from tripping the detect.



DESIGN: X502/MLB CATZ  
 SYNC MASTER=PAULM  
 PAGE TITLE  
 SMC Project Support  
 Apple Inc.  
 DRAWING NUMBER: 051-02265  
 REVISION: 1.0.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BOM\_COST\_GROUP=SMC  
 SHEET: 41 OF 73

合肥怡飞苹果维修qq: 82669515  
 qq群: 241000

D

C

B

A


D

C


B

A


SKYLAKE PCH S0 "SMBus 0" CONNECTIONS




SMC SMBus "0" S0 Connections




SMC SMBus "5" G3H Connections




SMC SMBus "2" S3 Connections




SMC SMBus "3" S0 Connections




SMC SMBus "1" S0 Connections




SMC SMBUS "4" G3H CONNECTIONS



LYNX POINT LP S0 "SMLink 0" Connections



LYNX POINT LP S0 "SMLink 1" Connections



SMLink 1 is slave port to access PCH.

合肥怡飞苹果维修qq: 82069515  
qq群: 241000


BOM\_COST\_GROUP=SMC

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
SMBus Connections	
Apple Inc.	DRAWING NUMBER 051-02265
	REVISION 1.0.0
	BRANCH
	PAGE 53 OF 500
	SHEET 42 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

INA21X PARTS HAVE MINOR LEAKAGE PATH FROM INPUTS TO OUTPUT WHEN UNPOWERED. PULL-DOWN RESISTERS ON INA OUTPUTS BLEED OFF THE LEAKAGE CURRENT TO PREVENT SIGNAL PUMP-UP.


### CPU High Side Current Sense (IC0R)

GAIN: 50X, EDP: 9.5 A  
RSENSE: 0.003 (R5400)  
VSENSE: 28.5 MV, RANGE: 21.3 A  
SMC ADC: 05




### PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x  
Vnominal: 12.6 V, Range: 19.7 V  
SMC ADC: 2




### DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x  
Vnominal: 16.5 V, Range: 22.29 V  
SMC ADC: 0




### SSD NAND CURRENT SENSE (IHNC)

GAIN: 500X, EDP: 0.9 A  
RSENSE: 0.005 (R5420)  
VSENSE: 22.5 MV, RANGE: 1.42 A  
SMC AD: 12




### Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A  
RSENSE: 0.005 (R7160)  
SMC ADC: 03




### DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A  
RSENSE: 0.010 (R7120)  
SMC ADC: 01




### LCD BACKLIGHT CURRENT SENSE (IBLR)

GAIN: 100X, EDP: 0.9 A  
RSENSE: 0.025 (R7700)  
VSENSE: 22.5 MV, RANGE: 0.55 A  
SMC AD: 19



### TRACKPAD ACTUATOR X239 CURRENT SENSE (ITAR)

GAIN: 200X, EDP: 0.9 A  
RSENSE: 0.002 (R5460)  
VSENSE: 22.5 MV, RANGE: 2.6 A  
SMC AD: 4



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5429		SNS_I_SSD:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5459		SNS_I_BLC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5469		SNS_I_TPAD:NO

DESIGN: X502/MLB CATZ  
LAST CHANGE: Thu Aug 4 21:00:42 2016

### Power Sensors High Side


Apple Inc.	DRAWING NUMBER	051-02265	SIZE	D
	REVISION	1.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH			
	PAGE	54 OF 500		
	SHEET	43 OF 73		

BOM\_COST\_GROUP=SENSORS

合肥怡飞苹果维修qq: 82669515  
群: 241000


1V\_S5G CURRENT SENSE (ISIC)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.003 (R7700)
VSENSE: 22.5 MV, RANGE: 3.0 A
SMC AD: 11




3V3\_S0 LCD CURRENT SENSE (ILDC)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.005 (R5525)
VSENSE: 22.5 MV, RANGE: 1.6 A
SMC AD: 17



1V2\_S3 CURRENT SENSE (IMOC)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.002 (R7700)
VSENSE: 22.5 MV, RANGE: 7.67 A
SMC AD: 14




5V\_S0 LCD CURRENT SENSE (I\_\_)

GAIN: 500X. EDP: 0.9 A
RSENSE: 0.005 (R8520)
VSENSE: 22.5 MV, RANGE: 1.6 A
SMC AD: 17




3V3\_SSD CURRENT SENSE (IHCC)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.003 (R5515)
VSENSE: 22.5 MV, RANGE: 3.61 A
SMC AD: 13




3V3\_S4 WIRELESS CURRENT SENSE (IAPC)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.010 (R7700)
VSENSE: 22.5 MV, RANGE: 1.22 A
SMC AD: 18




3V3\_S5 CURRENT SENSE (IO3R) (HIGH-SIDE)

GAIN: 200X. EDP: 0.9 A
RSENSE: 0.003 (R7710)
VSENSE: 22.5 MV, RANGE: 4 A
SMC AD: 22



5V\_S4 CURRENT SENSE (IO5R) (HIGH-SIDE)

GAIN: 200X. EDP: ?? A
RSENSE: 0.003 (R7900)
VSENSE: 22.5 MV, RANGE: 6.8 A
SMC AD: 21



合肥怡飞苹果维修 QQ: 241000


Table with 7 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists components like C5503, C5508, C5518, C5528, C5533, C5543.

DESIGN: X502/MLB CATZ
LAST CHANGE: Thu Aug 4 21:00:42 2016

Apple Inc. logo and drawing information: DRAWING NUMBER 051-02265, REVISTION 1.0.0, PAGE 55 OF 500, SHEET 44 OF 73.


**CPU VCC CURRENT SENSE (ICAC)**

GAIN: 200X. EDP: 0.9 A  
 RSENSE: 0.005 (R7700)  
 VSENSE: 22.5 MV, RANGE: 2.27 A  
 SMC AD: 7



**CPU GT CURRENT SENSE (ICGC)**


GAIN: 200X. EDP: 0.9 A  
 RSENSE: 0.005 (R7700)  
 VSENSE: 22.5 MV, RANGE: 2.27 A  
 SMC AD: 9



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5605		SNS_I_CPUVCC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5615		SNS_I_CPUVGT:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5631		SNS_I_CPUVSA:NO

**CPU CORE VOLTAGE SENSE (VCAC)**

SMC ADC: 6



**CPU CORE IMON CURRENT SENSE (ICAM)**

Gain: 1 A / 28.273 mV, Range: 40 A.


SMC ADC: 15

With R7210 (Ri) set to 316 Ohm,  
 R7310 (Rsen) set to 0.75 mOhm,  
 R7230 set to 95.3 kohm,  
 Num Phases (N) is 2, and Io (ICmax) is 40A,  
 then 1A of Io gives 28.273mV at the Vimon.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5690		SNS_I_IMNVCC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5692		SNS_I_IMNVGT:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5691		SNS_I_IMNVSA:NO

**CPU GT VOLTAGE SENSE (VCGC)**

SMC ADC: 8



**CPU GT IMON CURRENT SENSE (ICGM)**


Gain: 1 A / 28.273 mV, Range: 40 A.

SMC ADC: 16

With R7210 (Ri) set to 316 Ohm,  
 R7310 (Rsen) set to 0.75 mOhm,  
 R7230 set to 95.3 kohm,  
 Num Phases (N) is 2, and Io (ICmax) is 40A,  
 then 1A of Io gives 28.273mV at the Vimon.

**CPU SA CURRENT SENSE (ICSC)**


GAIN: 200X. EDP: 0.9 A  
 RSENSE: 0.002 (R7700)  
 VSENSE: 22.5 MV, RANGE: 7.67 A  
 SMC AD: 10



**TBT CURRENT SENSE (IULC)**

GAIN: 500X. EDP: A  
 RSENSE: 0.005 (R5640)  
 VSENSE: MV, RANGE: A  
 SMC AD: 23

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5649		SNS_I_TBT:NO



合肥怡飞苹果维修qq: 82669515  
 qq群: 241000

DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016





PAGE TITLE  
**Power Sensors Extended**

Apple Inc.  
 DRAWING NUMBER: 051-02265  
 REVISION: 1.0.0







NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IY ALL RIGHTS RESERVED

PAGE: 56 OF 500  
 SHEET: 45 OF 73

BOM\_COST\_GROUP=SENSORS



Thermal Sensor B & CPU High Peak Detection:  
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity  
I2C Write: 0x98, I2C Read: 0x99




合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

BOM\_COST\_GROUP=SENSORS


DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
Thermal Sensors	
Apple Inc.	DRAWING NUMBER 051-02265 REVISTION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH PAGE 58 OF 500 SHEET 46 OF 73

SPI ROM - Combo BGA Footprint (3 vendors)


Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.



SPI+SWD SAM Connector



BootROM SPI Bus Series Termination



合肥怡飞苹果维修qq : 82669515  
 qq群 : 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
SPI ROM & SWD Debug	
	DRAWING NUMBER
	051-02265
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION
	1.0.0
BOM_COST_GROUP=CPU SUPPORT	PAGE
	61 OF 500
	SHEET
	47 OF 73

D

D

C


C

B

B

A

A




TO CLIFDEN

TO LEFT AMPS

TO RIGHT AMPS

合肥怡飞苹果维修qq : 82669515  
qq群 : 241000




DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>HDA BRIDGE</b>	
Apple Inc.	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH	PAGE 62 OF 500
SHEET	48 OF 73

BOM\_COST\_GROUP=AUDIO




AD1 ADO I2C ADDR  
 GND GND 0X48 <--  
 GND 1.8V 0X49  
 1.8V GND 0X4A  
 1.8V 1.8V 0X4B




合肥怡飞苹果维修qq: 82669515  
 qq群: 241000

BOM\_COST\_GROUP=AUDIO

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
JACK CODEC	
 Apple Inc.	DRAWING NUMBER 051-02265 REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 63 OF 500	SHEET 49 OF 73

# 4X MONO SPEAKER AMPLIFIERS

APN: 353S00685  
GAIN: 0DBFS = 7VRMS



合肥怡飞苹果维修qq: 82669515  
qq群: 241000

TDM SLOT	I2C ADDR
FRONT LEFT	1 0X28
REAR LEFT	2 0X2A
FRONT RIGHT	3 0X2C
REAR RIGHT	4 0X2E

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 19:33:56 2016	
PAGE TITLE	
SPEAKER AMP	
	DRAWING NUMBER
	051-02265
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISTION
	1.0.0
PAGE	64 OF 500
SHEET	50 OF 73

BOM\_COST\_GROUP=AUDIO

D

D

C




C

B

B

A

A




合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
JACK TRANSLATORS	
Apple Inc.	DRAWING NUMBER 051-02265 REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH	PAGE 66 OF 500
SHEET	51 OF 73

BOM\_COST\_GROUP=AUDIO


POR BATTERY (BMU) FLEX SOLDER PADS.

POR BMU LOGIC CONNECTOR




BMU power flex is soldered to MLB.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-00731	1	PCBA, FLEX, BMU PWR, X502	J6950	CRITICAL	



3.3V "G3HOT" SUPPLY




合肥怡飞苹果维修qq: 82669515  
qq群: 241000

BOM\_COST\_GROUP=PLATFORM POWER

PAGE TITLE	
DC-IN & BATTERY CONNECTORS	
Apple Inc.	DRAWING NUMBER 051-02265 SIZE D
REVISION 1.0.0	BRANCH
PAGE 69 OF 500	SHEET
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
52 OF 73	

D  
C  
B  
A

D  
C  
B  
A



合肥怡飞苹果维修qq: 82669515  
qq群: 241000

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00198	1	IND,MLD,2.7UH,19.6MO,12.5A,10.9X10X2.4MM	L7030	CRITICAL	


DESIGN: X502/MLB CATZ  
LAST CHANGE: Mon Aug 8 12:54:34 2016

Apple Inc.  
DRAWING NUMBER: 051-02265  
REVISION: 1.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 70 OF 500  
SHEET: 53 OF 73


BOM\_COST\_GROUP=PLATFORM POWER



合肥怡飞苹果维修 qq: 82669515  
qq群: 24100

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
<b>VReg CPU VCC Cnt1</b>	
Apple Inc.	DRAWING NUMBER 051-02265
REVISION 1.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 71 OF 500	SHEET 54 OF 73

BOM\_COST\_GROUP=CPU & CHIPSET




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	5	IC,S1C635,DR MOS,IMVP-B,40A,POFN31,5X5	U7210,U7220,U7410,U7420,U7430	CRITICAL	

合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
CPU IMVP VCC & VCCSA	
Apple Inc.	DRAWING NUMBER 051-02265 REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH PAGE 72 OF 500 SHEET 55 OF 73

BOM\_COST\_GROUP=CPU & CHIPSET

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00241	1	IND,MLD,0.47UH,4.9MO,17.5A,5.4X5.2X2.4MM	L7370	CRITICAL	




CPU VCCSA

合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
IMVP VCCSA	
	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH
	PAGE 73 OF 500
	SHEET 56 OF 73


BOM\_COST\_GROUP=CPU & CHIPSET





DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
GT IMVP VCCGT	
Apple Inc.	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 74 OF 500	SIZE D
SHEET 57 OF 73	BRANCH

BOM\_COST\_GROUP=CPU & CHIPSET



合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ  
LAST CHANGE: Mon Aug 8 12:54:34 2016


PAGE TITLE		VR - 5V S4, 3.3V S5	
DRAWING NUMBER		051-02265	SIZE
REVISTION		1.0.0	D
BRANCH			
PAGE		76 OF 500	
SHEET		58 OF 73	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=PLATFORM POWER


1V S0 REGULATOR FOR EDRAM (ON-PACKAGE CACHE)



PAGE TITLE		VR - OPC (EDRAM)	
Apple Inc.	DRAWING NUMBER	051-02265	SIZE
	REVISION	1.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	77 OF 500
		SHEET	59 OF 73

合肥信飞苹果维修qq: 82669515  
qq群: 241000

BOM\_COST\_GROUP=CPU & CHIPSET



D

C

B

A

DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016

PAGE TITLE  
**PMIC IC & Power Control**


Apple Inc.

DRAWING NUMBER	051-02265	SIZE	D
REVISTION	1.0.0		
BRANCH			
PAGE	78 OF 500		
SHEET	60 OF 73		


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

BOM\_COST\_GROUP=PLATFORM POWER


V12 (VCCPCH (1V / 0.7V PRIM\_CORE)) (BANJO VR5)



V8 (1.8V) (Banjo VR2)



V4 (0.95V VCCIO) (BANJO VR3)



DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
PMIC VCCPCH VCCIO 1.8V	
Apple Inc.	DRAWING NUMBER: 051-02265
	REVISTION: 1.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH:	PAGE: 79 OF 500
SIZE: D	SHEET: 61 OF 73

BOM\_COST\_GROUP=PLATFORM POWER

D

D

C


C

B

B


A

A





DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
PMIC 1.2V 1.0V 0.6V	
Apple Inc.	DRAWING NUMBER 051-02265 SIZE D
REVISION 1.0.0	BRANCH
PAGE 80 OF 500	SHEET 62 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

BOM\_COST\_GROUP=PLATFORM POWER




合肥怡飞苹果维修qq: 82669515  
qq群: 241000


DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE	
RAIL DESENSE CAPS	
 Apple Inc.	DRAWING NUMBER 051-02265 REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH PAGE 81 OF 500 SHEET 63 OF 73




U8200	
Part	TPS22968
Type	LOAD SWITCH - DUAL
R(on) @ 5V VBIAS	25 MOHM TYP 38 MOHM MAX
Current	4A MAX
TON-TOTAL	1MS MAX @ 1.8V




U8260	
Part	SLG5AP1643V
Type	Load Switch
R(on) @ 25C	7.4 MOHM TYP
R(on) @ 70C	10.6 MOHM MAX
Current	6A MAX
TON-TOTAL	65US MAX @ 1V




U8205	
Part	TPS22968
Type	LOAD SWITCH - DUAL
R(on) @ 5V VBIAS	25 MOHM TYP 38 MOHM MAX
Current	4A MAX
TON-TOTAL	1.4MS MAX @ 3.3V




U8230	
Part	SLG5AP1635V
Type	Load Switch
R(on) @ 25C	20 MOHM TYP 28 MOHM MAX
Current	2.5A MAX
TON-TOTAL	39US MAX @ 1V




U8210	
Part	TPS22966
Type	LOAD SWITCH - DUAL
R(on) @ 5V VBIAS	18 MOHM TYP 27 MOHM MAX
Current	6A MAX
TON-TOTAL	1.7MS MAX @ 3.3V 2.4MS MAX @ 5V



U8230	
Part	SLG5AP1635V
Type	Load Switch
R(on) @ 25C	20 MOHM TYP 28 MOHM MAX
Current	2.5A MAX
TON-TOTAL	39US MAX @ 1V



U8220	
Part	TPS22920
Type	Load Switch
R(on) @ 3.6V	5.3 MOHM TYP 9.8 MOHM MAX
Current	4A MAX
TON-TOTAL	1.3MS MAX @ 3.6V



U8240	
Part	TPS22904
Type	Load Switch
R(on) @ 1.2V	135 MOHM TYP 185 MOHM MAX
Current	0.5A MAX
TON-TOTAL	20US MAX @ 1.2V

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
Power FETs	
	DRAWING NUMBER: 051-02265 REVISION: 1.0.0 BRANCH:
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
82 OF 500	64 OF 73



Power aliases required by this page:  
- PPVIN\_S0SW\_LCDBKLT\_FET (9-12.6V LCD BACKLIGHT INPUT)  
- PP5V\_S0\_BKLT (5V BACKLIGHT DRIVER INPUT)

D

C

B


A

D

C

B

A



PLATFORM\_RESET NO LONGER GATES THE BKLT\_EN AS BOTH COME FROM PCH NOW

CRITICAL SANDWICH C8410 AND C8411  
PLACE\_NEAR=L8410.1:1.5MM  
PLACE\_NEAR=L8410.1:5MM

CRITICAL Q8401N SI7812DN  
PWRPK-1212-8  
PLACE\_NEAR=U8400.1:3MM

Vout = 46V Typ, 55V Max  
Iout = 0.12A Typ, 0.15A Max  
Fs = 625kHz Typ (+/- 7%)

LINE WIDTHS

PBUS LINE WIDTHS

LCD BKLT LINE WIDTHS

- PP5V\_S0\_BKLT A MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
- PP5V\_S0\_BKLT D MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
- PPVIN\_S0SW\_LCDBKLT\_F MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDBKLT\_R MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V
- PPVIN\_S0SW\_LCDBKLT MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V
- LCDBKLT\_FET\_DRV MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V GATE\_NODE=TRUE DIDT=TRUE
- PPVIN\_SW\_LCDBKLT\_SW MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V SWITCH\_NODE=TRUE DIDT=TRUE
- PPVOUT\_S0\_LCDBKLT MIN LINE WIDTH=0.5000 MIN NECK WIDTH=0.2000 VOLTAGE=5V


合肥怡飞苹果维修qq: 82669515  
qq群: 244444444

BOM\_COST\_GROUP=DISPLAY

		<b>LCD Backlight Driver</b>	
DRAWING NUMBER 051-02265		SIZE D	
REVISION 1.0.0		BRANCH	
PAGE 84 OF 500		SHEET 65 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# LCD PANEL INTERFACE (eDP) + Camera (MIPI)

## LCD Panel HPD & AUX strapping



合肥怡飞苹果维修 qq群: 241000

**COWLING BOSES**  
860-00469  
SH8501  
2.7X1.8R-1.41D-0.91H-SM

SH8502  
2.7X1.8R-1.41D-0.91H-SM

SYNC_MASTER=X362		SYNC_DATE=06/23/2015	
PAGE TITLE			
		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	85 OF 500
		SHEET	66 OF 73

BOM\_COST\_GROUP=DISPLAY

D

C

B


A

D

C


B

A



AC CAPS FOR PCIE GEN 3  
Per PCIe spec, only TX side should have AC cap


合肥怡飞苹果维修qq: 82669515  
qq群: 244444444  
**SSD STANDOFFS**  
860-00380  
SH8600 4.00D1.6ID-0.85H-TH  
SH8601 4.00D1.6ID-0.85H-TH




- NOTES:
- POWER-ON TO PERST\_L DE-ASSERTION = 10MS MINIMUM
  - PP3V3 EN: PROVIDE 10MS EARLY WARNING TO SSD THAT POWER WILL BE OFF. (PIN 47, PP3V3\_EN, IS NOT USED BY SAMSUNG UAX AND SANDISK SSD.)
  - PCIE CLK100M ARE 2.5V SIGNALS.
  - OOB SIGNALS: UART 3.3V, 115.2 KBAUD, 8B, NO PARITY, 1 STOP BIT.

DESIGN: X502/MLB CATZ		LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE			
<b>SSD MODULE</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-02265	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	1.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	86 OF 500
II NOT TO REPRODUCE OR COPY IT		SHEET	67 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


### ON-BOARD POWER BUTTON




### SMC\_RESET BUTTON




### SYSTEM RESET BUTTON



### DIAG LED BUTTON




### (1V SIGNALS)



合肥怡乐苹果维修qq: 82669515  
qq群: 241000

PROCHOT IS ONLY VALID IN FULL S0, NOT S0I OR LOWER.

VF = 2V  
IF = 1MA



SYNC_MASTER=PAULM		SYNC_DATE=06/15/2015	
PAGE TITLE			
		DRAWING NUMBER	051-02265
		REVISION	1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	99 OF 500
		SHEET	68 OF 73

BOM\_COST\_GROUP=DEBUSG

### CPU RAILS

```

10 8 =PPVCC_S0_CPU == PPVCCCPU_S0G 45 55 63 72
9 8 =PPVCCSA_S0_CPU == MAKE_BASE=TRUE PPVCCSA_S0G 56 72
11 8 =PPVCCGT_S0_CPU == MAKE_BASE=TRUE PPVCCGT_S0G 45 57 63 69 72
11 8 =PPVCCGTX_S0_CPU == MAKE_BASE=TRUE PPVCCGT_S0G 45 57 63 69 72
69 10 =PP1V2_S3_CPU_VDDO == MAKE_BASE=TRUE PP1V2_S3 62 63 64 69
10 8 =PP1V2_S3_CPU_VDDOC == MAKE_BASE=TRUE =PP1V2_S3_CPU_VDDO 8 10 69
10 8 =PP0V95_S0_CPU_VCCIO == MAKE_BASE=TRUE PPVCCIO_S0G 61 63 72
59 54 19 14 10 8 =PP1V_S3_CPU_VCCST == MAKE_BASE=TRUE PP1V_S3 64 69
40 =PP1V_S0_SMC_VCCST == MAKE_BASE=TRUE
17 10 8 =PP1V_S0SW_CPU_VCCSTG == MAKE_BASE=TRUE PP1V_S0G 64
10 8 =PP1V_S3_CPU_VCCPLL == MAKE_BASE=TRUE PP1V_S3 64 69
10 8 =PP1V2_S0SW_CPU_VCCPLL == MAKE_BASE=TRUE PP1V2_S0G 64

```

```

8 CPU_VCCGTXSENSE_P == PU_VSNS_CPU_VCCGTX_TP
8 CPU_VCCGTXSENSE_N == MAKE_BASE=TRUE PD_VSNS_CPU_VCCGTX_TN
== MAKE_BASE=TRUE

```

### PCH RAILS

```

15 14 12 8 =PP3V_G3H_PCH_VCCRTC == MAKE_BASE=TRUE PP3V1_RTC 61
14 8 =PP3V3_S5_PCH_VCCDSW == MAKE_BASE=TRUE PP3V3_S5 44 58 60 61 63 64 68 69 72
16 15 14 13 8 =PP3V3_SUS_PCH_VCCGPPA == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
19 12 8 =PP3V3_SUS_PCH_VCCGPPB == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
12 8 =PP3V3_SUS_PCH_VCCGPPC == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
8 =PP3V3_SUS_PCH_VCCGPPD == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
12 8 =PP3V3_SUS_PCH_VCCGPPPE == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
8 =PP3V3_SUS_PCH_VCCGPPG == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
12 8 =PP3V3_SUS_PCH_VCCPRIM == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
47 13 8 =PP3V3_SUS_PCH_VCCSPI == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
12 8 =PP3V3_SUS_PCH_VCCRTCPRIM == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
69 12 8 =PP1V_SUS_PCH_VCCPRIM == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
12 8 =PP1V_SUS_PCH_VCCMPHYAON == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
8 =PP1V_SUS_PCH_VCCCLK1 == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
12 =PP1V_SUS_PCH_VCCCLK2_SRC == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
8 =PP1V_SUS_PCH_VCCCLK3 == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
12 =PP1V_SUS_PCH_VCCCLK4_SRC == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
12 =PP1V_SUS_PCH_VCCCLK5_SRC == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
8 =PP1V_SUS_PCH_VCCCLK6 == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
12 8 =PP1V_SUS_PCH_VCCAPLL == MAKE_BASE=TRUE PP1V_S5G 19 62 63 64 69 72
14 8 =PP1V8_SUS_PCH_VCCGPPF == MAKE_BASE=TRUE PP1V8_S5G 59 61 64 67 69 72
12 8 =PP1V8_SUS_PCH_VCCATS == MAKE_BASE=TRUE PP1V8_S5G 59 61 64 67 69 72
12 =PP1V8_SUS_PCH_VCC1P8_SRC == MAKE_BASE=TRUE PP1V8_S5G 59 61 64 67 69 72
12 8 =PPVCCPRIMECORE_SUS_PCH == MAKE_BASE=TRUE PPVCCPCH_S5G 61 63 72
12 =PP1V_SUSSW_PCH_VCCMPHYPLL_SRC == MAKE_BASE=TRUE PP1V_S5GTD 64 69
12 8 =PP1V_SUSSW_PCH_VCCMPHYGT == MAKE_BASE=TRUE PP1V_S5GTD 64 69
8 =PP1V_SUSSW_PCH_VCCSRAM == MAKE_BASE=TRUE PP1V_S5GTD 64 69
12 8 =PP1V_SUSSW_PCH_VCCAPLLEBB == MAKE_BASE=TRUE PP1V_S5GTD 64 69
12 =PP1V8_S0_PCH_VCCCHDA == MAKE_BASE=TRUE PP1V8_S0 48 50 51 60 63 64 67 72
18 =PP1V8R1V5_S0_PCH_VCCCHDA == MAKE_BASE=TRUE
14 =PP3V3_S0_PCH == MAKE_BASE=TRUE PP3V3_S0 44 45 46 49 54 59 60 63 64
14 =PP3V3_S4_PCH == MAKE_BASE=TRUE PP3V3_S4 41 43 44 45 63 64 67 69 72
40 =PP3V3R1V8_S0_PCH_VCCGPPB == MAKE_BASE=TRUE PP3V3_S0 44 45 46 49 54 59 60 63 64

```

```

36 =PP3V3_S0_CAMERA == MAKE_BASE=TRUE PP3V3_S0 38 42 45 46 49 54 59 60 63 64
37 =PP5V_S0_ALSCAM == MAKE_BASE=TRUE PP5V_S0 54 55 56 57 59 64 69 72
66 =PP3V3_S0_LCD == MAKE_BASE=TRUE PP3V3_S0 38 42 45 46 49 54 59 60 63 64
66 =PP3V3_S5_LCD == MAKE_BASE=TRUE PP3V3_S5 44 58 60 61 63 64 68 69 72
66 =PP5V_S0_LCD == MAKE_BASE=TRUE PP5V_S0 54 55 56 57 59 64 69 72
35 =PP3V3_S0_BT_UART == MAKE_BASE=TRUE PP3V3_S0 38 42 45 46 49 54 59 60 63 64
35 =PP3V3_S4_BT_UART == MAKE_BASE=TRUE PP3V3_S4 41 43 44 45 63 64 67 69 72
38 =PP3V3_G3H_KBD == MAKE_BASE=TRUE PP3V3_G3H 39 39 41 42 47 51 52 53 60 68
38 =PP3V3_S4_KBD == MAKE_BASE=TRUE PP3V3_S4 41 43 44 45 63 64 67 69 72
38 =PP5V_S0_KBD == MAKE_BASE=TRUE PP5V_S0 54 55 56 57 59 64 69 72
34 19 =PP3V3_S4_WLAN == MAKE_BASE=TRUE PP3V3_S4_WLS 44 63 72
19 =PP3V3_S5_WIRELESS == MAKE_BASE=TRUE PP3V3_S5 44 58 60 61 63 64 68 69 72
38 =PP3V3_S0_TPAD == MAKE_BASE=TRUE PP3V3_S0 38 42 45 46 49 54 59 60 63 64
38 =PP3V3_S4_TPAD == MAKE_BASE=TRUE PP3V3_S4 41 43 44 45 63 64 67 69 72
38 =PP5V_S4_TPAD == MAKE_BASE=TRUE PP5V_S4 54 58 60 63 64 69 72
38 =PPBUS_S4_TPAD == MAKE_BASE=TRUE PPBUS_G3H_TPAD 43
17 =PP1V_SUS_XDP == PP1V_SUS_PCH_VCCPRIM 8 12 69
60 17 =PP3V3_SUS_XDP == MAKE_BASE=TRUE PP3V3_S5G 60 64 69 72
65 =PP5V_S0_BKLT == MAKE_BASE=TRUE PP5V_S0 54 55 56 57 59 64 69 72
65 =PPVIN_S0SW_LCDBKLTFFET == MAKE_BASE=TRUE PPBUS_G3H 43 50 53 58 60 63 68 69 72
38 =PP5V_S0_FAN == MAKE_BASE=TRUE PP5V_S0 54 55 56 57 59 64 69 72

```

```

52 32 31 =PPBUS_G3H == MAKE_BASE=TRUE PPBUS_G3H 43 50 53 58 60 63 68 69 72

```

```

43 =PPDCIN_G3H_SNS == MAKE_BASE=TRUE PPDCIN_G3H 53 63 68 69 72

```

```

58 =PP5V_S5_LDO == MAKE_BASE=TRUE PP5V_S5 63 64

```

```

66 =PP3V3_G3H_SMC == MAKE_BASE=TRUE PP3V3_G3H 39 39 41 42 47 51 52 53 60 68
40 39 =PP3V3_S5_SMC == MAKE_BASE=TRUE PP3V3_G3H 39 39 41 42 47 51 52 53 60 68
40 =PP3V3_S4_SMC == MAKE_BASE=TRUE PP3V3_S4 41 43 44 45 63 64 67 69 72
40 =PP3V3_S0_SMC == MAKE_BASE=TRUE PP3V3_S0 38 42 45 46 49 54 59 60 63 64

```

```

40 =PPVIN_S5_SMCVREF == MAKE_BASE=TRUE PP3V3_G3H 39 39 41 42 47 51 52 53 60 68

```

```

24 23 22 21 =PP1V8_S3_MEM == MAKE_BASE=TRUE PP1V8_S3 60 63 64
24 23 21 =PP1V2_S3_MEM_VDD2 == MAKE_BASE=TRUE PP1V2_S3 62 63 64 69
24 23 21 =PP1V2_S3_MEM_VDDCA == MAKE_BASE=TRUE PP1V2_S3 62 63 64 69
24 23 21 =PP1V2_S3_MEM_VDDO == MAKE_BASE=TRUE PP1V2_S3 62 63 64 69
20 =PPDDR_S3_MEMVREF == MAKE_BASE=TRUE PP1V2_S3 62 63 64 69

```

```

25 =PP0V6_S0_MEM_VTT_A == MAKE_BASE=TRUE PPVTT_S0 62 69 72
25 =PP0V6_S0_MEM_VTT_B == MAKE_BASE=TRUE PPVTT_S0 62 69 72

```

```

20 =PPVREF_S3_MEM_VREFDO_A == PP0V6_S3_MEM_VREFDO_A 21 22
69 =PPVREF_S3_MEM_VREFCA == MAKE_BASE=TRUE PP0V6_S3_MEM_VREFCA_A 21 22
20 =PPVREF_S3_MEM_VREFDO_B == MAKE_BASE=TRUE PP0V6_S3_MEM_VREFDO_B 23 24
69 =PPVREF_S3_MEM_VREFCA == MAKE_BASE=TRUE PP0V6_S3_MEM_VREFCA_B 23 24

```

### Digital Ground

```

GND
VOLTAGE=0V
MIN_NICK_WIDTH=0.0850
MIN_LINE_WIDTH=0.3000

```

### USB-C GLOBAL POWER ALIASES

```

29 =PP3V3_UPC_XA_AUX == MAKE_BASE=TRUE PP3V3_UPC_XA_LDO 28 29
30 =PP3V3_UPC_XB_AUX == MAKE_BASE=TRUE PP3V3_UPC_XB_LDO 28 30 63

```

### SSD RAILS

```

67 44 PP3V3_S5_SSD == MAKE_BASE=TRUE PP3V3_S5_SSD_SNS 63

```

```

33 =PP3V3_S5_TBT_X == MAKE_BASE=TRUE PP3V3_S5 44 58 60 61 63 64 68 69 72
29 =PP5V_XA_USBC == MAKE_BASE=TRUE PP5V_S4 54 58 60 63 64 69 72
30 =PP5V_XB_USBC == MAKE_BASE=TRUE
28 =PP5V_USBC
30 29 =PPHV_EXT_G3H == MAKE_BASE=TRUE PPDCIN_G3H 53 63 68 69 72

```

```

45 =PP3V3_S0_TBT_X_SNS == PP3V3_TBT_X_S0 27 28

```

合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 19:33:56 2016	
PAGE TITLE	
Power Aliases	
	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I I ALL RIGHTS RESERVED	BRANCH
	PAGE 100 OF 500
	SHEET 69 OF 73

UNUSED GPIOs, HSIO

8	NC	VCCPRIM_CORE_VID0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_VCCPRIM_CORE_VID0
8	NC	VCCPRIM_CORE_VID1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_VCCPRIM_CORE_VID1
16	NC	MLB_DEV_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MLB_DEV_L
16	NC	I2C_UPC_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_UPC_SDA
16	NC	I2C_UPC_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_UPC_SCL
13	NC	PCH_BSSB_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_BSSB_CLK
13	NC	PCH_BSSB_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_BSSB_DATA

14	TP	PCH_CLKOUT_LPC1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKOUT_LPC1
14	TP	PCH_GPD7	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPD7
14	TP	PCH_GPP_D0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D0
14	TP	PCH_GPP_D1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D1
14	TP	PCH_GPP_D3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D3
14	TP	PCH_GPP_D4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D4
14	TP	PCH_GPP_E15	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_E15
14	TP	PCH_GPP_F8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F8
14	TP	PCH_GPP_F9	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F9
14	TP	PCH_GPP_F10	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F10
14	TP	PCH_BT_ROM_BOOT	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F11
14	TP	PCH_SOC_DFU_STATUS	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F18
14	TP	SOC_PANIC_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F19
14	TP	SOC_S2R_ACK_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F20
14	TP	SOC_SLEEP_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F21
14	TP	TP_PCH_LANPHYPC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_LANPHYPC
14	TP	TP_PCH_PME_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_PME_L

16	NC	TBT_X_DPMUX_SEL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_X_DPMUX_SEL
16	NC	TBT_T_CIO_PWR_EN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_T_CIO_PWR_EN
16	NC	TBT_T_USB_PWR_EN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_T_USB_PWR_EN
16	NC	TBT_T_PCI_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_T_PCI_RESET_L
16	NC	TBT_T_DPMUX_SEL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_T_DPMUX_SEL
16	NC	TBT_T_CLKREQ_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_TBT_T_CLKREQ_L
15	NC	PCIE_CLK100M_TBT_T_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_CLK100M_TBT_T_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_D2R_N<0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_D2R_P<0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_R2D_C_N<0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_R2D_C_P<0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_D2R_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_D2R_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_R2D_C_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L
15	NC	PCIE_TBT_T_R2D_C_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ_L

15	NC	USB_CAMERA_DFR_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB2_03N
15	NC	USB_CAMERA_DFR_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB2_03P
13	NC	DEBUGUART_SEL_SOC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DEBUGUART_SEL_SOC


15	NC	USB3_EXTB_D2R_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_EXTB_D2RN
15	NC	USB3_EXTB_D2R_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_EXTB_D2RP
15	NC	USB3_EXTB_R2D_C_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_EXTB_R2DCN
15	NC	USB3_EXTB_R2D_C_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_EXTB_R2DCP
26	NC	=DP_X_SRC_ML_P<3..0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DP_X_SRC_ML_CP<3..0>
26	NC	=DP_X_SRC_ML_N<3..0>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DP_X_SRC_ML_CN<3..0>
26	NC	=DP_X_SRC_AUX_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DP_X_SRC_AUXCHP
26	NC	=DP_X_SRC_AUX_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DP_X_SRC_AUXCHN

15	NC	USB_EXTA_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB2_01N
15	NC	USB_EXTA_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB2_01P

15	BT	NC_USB2_05N	NO_TEST=1
15	BT	NC_USB2_05P	NO_TEST=1
15	BT	NC_USB2_06N	NO_TEST=1
15	BT	NC_USB2_06P	NO_TEST=1
15	BT	NC_USB2_07N	NO_TEST=1
15	BT	NC_USB2_07P	NO_TEST=1

15	BT	NC_USB2_09N	NO_TEST=1
15	BT	NC_USB2_09P	NO_TEST=1
15	BT	NC_USB2_10N	NO_TEST=1
15	BT	NC_USB2_10P	NO_TEST=1

36 BT NC\_UPC\_XB\_I2C\_ADDR NO\_TEST=1



Digital Ground

65 BT =I2C\_BKLT\_SCL == TRUE I2C\_BKLT\_SCL BT 66 72  
 65 BT =I2C\_BKLT\_SDA == TRUE I2C\_BKLT\_SDA BT 66 72

14	TP	TP_BT_I2S_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_I2S_CLK
14	TP	TP_BT_I2S_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_I2S_D2R
14	TP	TP_BT_I2S_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_I2S_R2D
14	TP	TP_BT_I2S_SYNC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_I2S_SYNC
14	TP	TP_CAM_GPIO3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CAM_GPIO3
6	BT	TP_CPU_AT5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_AT5
6	BT	TP_CPU_AU5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_AU5
6	BT	TP_CPU_AY4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_AY4
6	BT	TP_CPU_BB3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_BB3
6	BT	TP_CPU_BB5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_BB5
6	BT	TP_CPU_MSM_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_MSM_L
59	BT	TP_CPU_NCTFVSS_A5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_A5
6	BT	TP_CPU_NCTFVSS_A70	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_A70
6	BT	TP_CPU_NCTFVSS_AV1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_AV1
6	BT	TP_CPU_NCTFVSS_B71	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_B71
6	BT	TP_CPU_NCTFVSS_BA1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_BA1
6	BT	TP_CPU_NCTFVSS_BA71	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_BA71
6	BT	TP_CPU_NCTFVSS_BB70	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_BB70
6	BT	TP_CPU_NCTFVSS_C1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_NCTFVSS_C1
14	TP	TP_PCH_CLKOUT_LPC1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKOUT_LPC1
14	TP	TP_PCH_GPD7	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPD7
14	TP	TP_PCH_GPP_D0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D0
14	TP	TP_PCH_GPP_D1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D1
14	TP	TP_PCH_GPP_D3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D3
14	TP	TP_PCH_GPP_D4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_D4
14	TP	TP_PCH_GPP_E15	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_E15
14	TP	TP_PCH_GPP_F8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F8
14	TP	TP_PCH_GPP_F9	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F9
14	TP	TP_PCH_GPP_F10	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F10
14	TP	PCH_BT_ROM_BOOT	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F11
14	TP	PCH_SOC_DFU_STATUS	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F18
14	TP	SOC_PANIC_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F19
14	TP	SOC_S2R_ACK_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F20
14	TP	SOC_SLEEP_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_GPP_F21
14	TP	TP_PCH_LANPHYPC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_LANPHYPC
14	TP	TP_PCH_PME_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_PME_L
14	TP	TP_PCH_SLP_WLAN_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_SLP_WLAN_L
14	TP	TP_PCH_STRP_ESPI	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_STRP_ESPI
14	TP	TP_PCH_STRP_TLSCONF	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_STRP_TLSCONF
60	TP	TP_PMIC_PGC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PMIC_PGC
14	TP	TP_SPI_CS1_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_CS1_L
14	TP	TP_SPI_CS2_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_CS2_L
14	TP	TP_SYCLK_CLK24M_SSD	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SYCLK_CLK24M_SSD
15	BT	TP_USB3_03_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_03_D2RN
15	BT	TP_USB3_03_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_03_D2RP
15	BT	TP_USB3_03_R2DN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_03_R2DN
15	BT	TP_USB3_03_R2DP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_03_R2DP
15	BT	TP_USB3_04_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_04_D2RN
15	BT	TP_USB3_04_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_04_D2RP
15	BT	TP_USB3_04_R2DN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_04_R2DN
15	BT	TP_USB3_04_R2DP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB3_04_R2DP
14	BT	PCH_SOC_FORCE_DFU	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_SOC_FORCE_DFU
14	BT	PCH_SOC_WDOG	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_SOC_WDOG
14	BT	UPC_I2C_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UPC_I2C_INT_L
30	BT	TP_UPC_XB_SWD_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UPC_XB_SWD_DATA
29	BT	TP_UPC_XA_SWD_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UPC_XA_SWD_DATA
29	BT	TP_UPC_XA_SWD_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UPC_XA_SWD_CLK
15	BT	TP_PCH_CLKREQ05_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ05_L
15	BT	TP_PCH_CLKREQ05_N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ05_N
15	BT	TP_PCH_CLKREQ05_P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLKREQ05_P
15	BT	TP_ITPXDP_CLK100MP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ITPXDP_CLK100MP
15	BT	TP_ITPXDP_CLK100MN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ITPXDP_CLK100MN
55	BT	TP_CPU_PUVR_GH1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_PUVR_GH1
6	BT	TP_CPU_RSVD_BB69	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_BB69
6	BT	TP_CPU_RSVD_BB68	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_BB68
6	BT	TP_CPU_RSVD_BA70	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_BA70
6	BT	TP_CPU_RSVD_BA68	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_BA68
6	BT	TP_CPU_RSVD_AW71	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_AW71
6	BT	TP_CPU_RSVD_AW70	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_AW70
6	BT	TP_CPU_RSVD_AK12	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CPU_RSVD_AK12
19	BT	TP_SPKR_ID0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPKR_ID0
60	BT	TP_PGOOD_PVCCIO	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PGOOD_PVCCIO
60	BT	TP_PGOOD_P1V00	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PGOOD_P1V00
19	BT	TP_PCH_CLK32K_RTCX2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLK32K_RTCX2
19	BT	TP_PCH_CLK24M_XTALOUT	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCH_CLK24M_XTALOUT
19	BT	TP_XDP_BPM_L<3>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_XDP_BPM_L<3>
19	BT	TP_XDP_BPM_L<2>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_XDP_BPM_L<2>
19	BT	TP_XDP_BPM_L<1>	==	MAKE_BASE=TRUE	NO_TEST=1	NC_XDP_BPM_L<1>

DESIGN: X502/MLB CATZ	
LAST CHANGE: Mon Aug 8 12:54:34 2016	
PAGE TITLE	
NC_AND_NO_TEST_SIGNALS	
Apple Inc.	DRAWING NUMBER: 051-02265
REVISTION: 1.0.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORSOWNER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 102 OF 500	SHEET: 70 OF 73

Memory Bit/Byte Swizzle

CPU	DRAM	CPU	DRAM
MEM A DQ<0>	MEM A DQ<16>	MEM B DQ<0>	MEM B DQ<6>
MEM A DQ<1>	MEM A DQ<17>	MEM B DQ<1>	MEM B DQ<7>
MEM A DQ<2>	MEM A DQ<23>	MEM B DQ<2>	MEM B DQ<1>
MEM A DQ<3>	MEM A DQ<19>	MEM B DQ<3>	MEM B DQ<3>
MEM A DQ<4>	MEM A DQ<20>	MEM B DQ<4>	MEM B DQ<4>
MEM A DQ<5>	MEM A DQ<21>	MEM B DQ<5>	MEM B DQ<5>
MEM A DQ<6>	MEM A DQ<22>	MEM B DQ<6>	MEM B DQ<2>
MEM A DQ<7>	MEM A DQ<18>	MEM B DQ<7>	MEM B DQ<0>
MEM A DQ<8>	MEM A DQ<2>	MEM B DQ<8>	MEM B DQ<16>
MEM A DQ<9>	MEM A DQ<7>	MEM B DQ<9>	MEM B DQ<20>
MEM A DQ<10>	MEM A DQ<6>	MEM B DQ<10>	MEM B DQ<19>
MEM A DQ<11>	MEM A DQ<4>	MEM B DQ<11>	MEM B DQ<23>
MEM A DQ<12>	MEM A DQ<0>	MEM B DQ<12>	MEM B DQ<21>
MEM A DQ<13>	MEM A DQ<3>	MEM B DQ<13>	MEM B DQ<17>
MEM A DQ<14>	MEM A DQ<1>	MEM B DQ<14>	MEM B DQ<22>
MEM A DQ<15>	MEM A DQ<5>	MEM B DQ<15>	MEM B DQ<18>
MEM A DQ<16>	MEM A DQ<46>	MEM B DQ<16>	MEM B DQ<40>
MEM A DQ<17>	MEM A DQ<47>	MEM B DQ<17>	MEM B DQ<41>
MEM A DQ<18>	MEM A DQ<42>	MEM B DQ<18>	MEM B DQ<45>
MEM A DQ<19>	MEM A DQ<43>	MEM B DQ<19>	MEM B DQ<46>
MEM A DQ<20>	MEM A DQ<44>	MEM B DQ<20>	MEM B DQ<42>
MEM A DQ<21>	MEM A DQ<45>	MEM B DQ<21>	MEM B DQ<43>
MEM A DQ<22>	MEM A DQ<40>	MEM B DQ<22>	MEM B DQ<44>
MEM A DQ<23>	MEM A DQ<41>	MEM B DQ<23>	MEM B DQ<47>
MEM A DQ<24>	MEM A DQ<63>	MEM B DQ<24>	MEM B DQ<63>
MEM A DQ<25>	MEM A DQ<59>	MEM B DQ<25>	MEM B DQ<59>
MEM A DQ<26>	MEM A DQ<61>	MEM B DQ<26>	MEM B DQ<57>
MEM A DQ<27>	MEM A DQ<56>	MEM B DQ<27>	MEM B DQ<61>
MEM A DQ<28>	MEM A DQ<62>	MEM B DQ<28>	MEM B DQ<58>
MEM A DQ<29>	MEM A DQ<58>	MEM B DQ<29>	MEM B DQ<62>
MEM A DQ<30>	MEM A DQ<60>	MEM B DQ<30>	MEM B DQ<60>
MEM A DQ<31>	MEM A DQ<57>	MEM B DQ<31>	MEM B DQ<56>
MEM A DQ<32>	MEM A DQ<8>	MEM B DQ<32>	MEM B DQ<10>
MEM A DQ<33>	MEM A DQ<11>	MEM B DQ<33>	MEM B DQ<9>
MEM A DQ<34>	MEM A DQ<10>	MEM B DQ<34>	MEM B DQ<12>
MEM A DQ<35>	MEM A DQ<13>	MEM B DQ<35>	MEM B DQ<13>
MEM A DQ<36>	MEM A DQ<12>	MEM B DQ<36>	MEM B DQ<11>
MEM A DQ<37>	MEM A DQ<9>	MEM B DQ<37>	MEM B DQ<15>
MEM A DQ<38>	MEM A DQ<14>	MEM B DQ<38>	MEM B DQ<14>
MEM A DQ<39>	MEM A DQ<15>	MEM B DQ<39>	MEM B DQ<8>
MEM A DQ<40>	MEM A DQ<24>	MEM B DQ<40>	MEM B DQ<24>
MEM A DQ<41>	MEM A DQ<25>	MEM B DQ<41>	MEM B DQ<31>
MEM A DQ<42>	MEM A DQ<27>	MEM B DQ<42>	MEM B DQ<26>
MEM A DQ<43>	MEM A DQ<30>	MEM B DQ<43>	MEM B DQ<27>
MEM A DQ<44>	MEM A DQ<28>	MEM B DQ<44>	MEM B DQ<25>
MEM A DQ<45>	MEM A DQ<29>	MEM B DQ<45>	MEM B DQ<28>
MEM A DQ<46>	MEM A DQ<31>	MEM B DQ<46>	MEM B DQ<30>
MEM A DQ<47>	MEM A DQ<26>	MEM B DQ<47>	MEM B DQ<29>
MEM A DQ<48>	MEM A DQ<39>	MEM B DQ<48>	MEM B DQ<32>
MEM A DQ<49>	MEM A DQ<33>	MEM B DQ<49>	MEM B DQ<33>
MEM A DQ<50>	MEM A DQ<34>	MEM B DQ<50>	MEM B DQ<34>
MEM A DQ<51>	MEM A DQ<35>	MEM B DQ<51>	MEM B DQ<38>
MEM A DQ<52>	MEM A DQ<36>	MEM B DQ<52>	MEM B DQ<36>
MEM A DQ<53>	MEM A DQ<37>	MEM B DQ<53>	MEM B DQ<37>
MEM A DQ<54>	MEM A DQ<38>	MEM B DQ<54>	MEM B DQ<35>
MEM A DQ<55>	MEM A DQ<32>	MEM B DQ<55>	MEM B DQ<39>
MEM A DQ<56>	MEM A DQ<55>	MEM B DQ<56>	MEM B DQ<55>
MEM A DQ<57>	MEM A DQ<51>	MEM B DQ<57>	MEM B DQ<54>
MEM A DQ<58>	MEM A DQ<49>	MEM B DQ<58>	MEM B DQ<50>
MEM A DQ<59>	MEM A DQ<52>	MEM B DQ<59>	MEM B DQ<51>
MEM A DQ<60>	MEM A DQ<48>	MEM B DQ<60>	MEM B DQ<52>
MEM A DQ<61>	MEM A DQ<53>	MEM B DQ<61>	MEM B DQ<53>
MEM A DQ<62>	MEM A DQ<54>	MEM B DQ<62>	MEM B DQ<49>
MEM A DQ<63>	MEM A DQ<50>	MEM B DQ<63>	MEM B DQ<48>
MEM A DQS P<0>	MEM A DQS P<2>	MEM B DQS P<0>	MEM B DQS P<0>
MEM A DQS N<0>	MEM A DQS N<2>	MEM B DQS N<0>	MEM B DQS N<0>
MEM A DQS P<1>	MEM A DQS P<0>	MEM B DQS P<1>	MEM B DQS P<2>
MEM A DQS N<1>	MEM A DQS N<0>	MEM B DQS N<1>	MEM B DQS N<2>
MEM A DQS P<2>	MEM A DQS P<5>	MEM B DQS P<2>	MEM B DQS P<5>
MEM A DQS N<2>	MEM A DQS N<5>	MEM B DQS N<2>	MEM B DQS N<5>
MEM A DQS P<3>	MEM A DQS P<7>	MEM B DQS P<3>	MEM B DQS P<7>
MEM A DQS N<3>	MEM A DQS N<7>	MEM B DQS N<3>	MEM B DQS N<7>
MEM A DQS P<4>	MEM A DQS P<1>	MEM B DQS P<4>	MEM B DQS P<1>
MEM A DQS N<4>	MEM A DQS N<1>	MEM B DQS N<4>	MEM B DQS N<1>
MEM A DQS P<5>	MEM A DQS P<3>	MEM B DQS P<5>	MEM B DQS P<3>
MEM A DQS N<5>	MEM A DQS N<3>	MEM B DQS N<5>	MEM B DQS N<3>
MEM A DQS P<6>	MEM A DQS P<4>	MEM B DQS P<6>	MEM B DQS P<4>
MEM A DQS N<6>	MEM A DQS N<4>	MEM B DQS N<6>	MEM B DQS N<4>
MEM A DQS P<7>	MEM A DQS P<6>	MEM B DQS P<7>	MEM B DQS P<6>
MEM A DQS N<7>	MEM A DQS N<6>	MEM B DQS N<7>	MEM B DQS N<6>

合肥怡飞苹果维修qq: 82669515  
qq群: 241000

DESIGN: X502/MLB CATZ  
 LAST CHANGE: Thu Aug 4 21:00:42 2016

PAGE TITLE  
**Memory Signal Swaps**

Apple Inc.

DRAWING NUMBER: 051-02265  
 REVISION: 1.0.0  
 SIZE: D


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

BRANCH: \_\_\_\_\_  
 PAGE: 103 OF 500  
 SHEET: 71 OF 73

XDP

Table with test points for XDP: CPU\_CFG<3>, ITP\_PMODE, XDP\_CPU\_PRDY\_L, XDP\_CPU\_PREQ\_L, XDP\_CPU\_PWRBTN\_L, XDP\_CPU\_TCK, XDP\_CPU\_TDI, XDP\_CPU\_TDO, XDP\_CPU\_TMS, XDP\_CPU\_TRST\_L, XDP\_DBRESET\_L, XDP\_PCH\_TCK, XDP\_PCH\_TDI, XDP\_PCH\_TDO, XDP\_PCH\_TMS, XDP\_PCH\_TRST\_L, XDP\_PM\_RSMRST\_L, XDP\_PRESENT\_CPU, XDP\_PRESENT\_L.

USB2 FIXTURE PORT



CAP POWER DISCHARGE

Table with test points for CAP POWER DISCHARGE: PPBUS\_G3H, PPDICIN\_G3H, PPDICIN\_G3H\_CHGR, PPVOUT\_S0\_LCDBKLT.

SYSTEM STATE

Table with test points for SYSTEM STATE: PM\_SLP\_S0S3\_L, PM\_SLP\_S0\_L, PM\_SLP\_S3\_L, PM\_SLP\_S4\_L, PM\_SLP\_S5\_L, PM\_SLP\_SUS\_L, PM\_PWRBTN\_L, ALL\_SYS\_PWRGD.

USBC/TBT

Table with test points for USBC/TBT: JTAG\_TBT\_TCK, JTAG\_TBT\_TDI, JTAG\_TBT\_X\_TMS, TBT\_X\_TEST\_EN, PP20V\_USBC\_XA\_VBUS, PP20V\_USBC\_XB\_VBUS.

AUDIO FLEX

Table with test points for AUDIO FLEX: AUD\_CONN\_HP\_LEFT, AUD\_CONN\_HP\_RIGHT, AUD\_CONN\_HP\_SENSE\_L, AUD\_CONN\_HP\_SENSE\_R, AUD\_CONN\_RING2, AUD\_CONN\_RING2\_XW, AUD\_CONN\_SLEEVE, AUD\_CONN\_SLEEVE\_XW, AUD\_CONN\_TIP\_SENSE, DMIC1\_CLK, DMIC1\_DATA, HALL\_SENSOR\_RIGHT.

MOJO PORT

Table with test points for MOJO PORT: SMC\_DEBUGPRT\_TX\_L, SMC\_DEBUGPRT\_RX\_L.

POWER

Table with test points for POWER: PP1V8\_S5G, PP1V\_OPC\_S0, PP3V3\_S4\_WLS, PP3V3\_S5, PP3V3\_S5G, PPVCCCPU\_S0G, PPVCCGT\_S0G, PPVCCIO\_S0G, PPVCCOPC\_S0G, PPVCCPCH\_S5G, PPVCCSA\_S0G, PPVTT\_S0.

MISC

Table with test points for MISC: SSD\_BOOT\_CONN\_L, TP\_PCH\_SLP\_A\_L.

WIRELESS

Table with test points for WIRELESS: JTAG\_WLAN\_SEL, TP\_JTAG\_WLAN\_TCK, JTAG\_WLAN\_TDI, TP\_JTAG\_WLAN\_TDO, TP\_JTAG\_WLAN\_TMS, TP\_JTAG\_WLAN\_TRST.

LEFT SPEAKERS

Table with test points for LEFT SPEAKERS: 8409\_SPKR\_ID0, SPKRCONN\_FL\_OUT\_N, SPKRCONN\_FL\_OUT\_P, SPKRCONN\_RL\_OUT\_N, SPKRCONN\_RL\_OUT\_P.

CAMERA

Table with test points for CAMERA: CAM\_TEST\_MODE, TP\_CAM\_LV\_JTAG\_TCK, TP\_CAM\_LV\_JTAG\_TDI, TP\_CAM\_LV\_JTAG\_TDO, TP\_CAM\_LV\_JTAG\_TMS, TP\_CAM\_LV\_JTAG\_TRSTN, TP\_CAM\_TEST\_MODE0, TP\_CAM\_TEST\_MODE1, TP\_CAM\_TEST\_MODE2.

RIGHT SPEAKERS

Table with test points for RIGHT SPEAKERS: 8409\_SPKR\_ID1, SPKRCONN\_FR\_OUT\_N, SPKRCONN\_FR\_OUT\_P, SPKRCONN\_RR\_OUT\_N, SPKRCONN\_RR\_OUT\_P.

DISPLAY

Table with test points for DISPLAY: DP\_INT\_HPD, EDP\_BKLT\_PWM, EDP\_INT\_AUX\_N, EDP\_INT\_AUX\_P.

TRACKPAD AND KEYBOARD

Table with test points for TRACKPAD AND KEYBOARD: ACT\_THERM\_TRIP\_L, FAN\_LT\_PWM, FAN\_LT\_TACH, KBD\_BLC\_GSLAT, KBD\_BLC\_GSSCK, KBD\_BLC\_GSSIN, KBD\_BLC\_GSSOUT, KBD\_BLC\_XBLANK, KBD\_I2C\_SCL, KBD\_I2C\_SDA, KBD\_INT\_L, TPAD\_VIBE\_L, SMC\_S0G\_RST, SMC\_ONOFF\_L, SMC\_PME\_S4\_WAKE\_L, PP3V3\_G3H, PP3V3\_S4, PP5V\_S0, PP5V\_S0\_TPADC\_CONN, PPVIN\_S4\_TPADC\_FUSE.

BATTERY

Table with test points for BATTERY: SYS\_DETECT\_L, SMBUS\_SMC\_5\_G3H\_SCL, SMBUS\_SMC\_5\_G3H\_SCL.

SMC

Table with test points for SMC: SMC\_TCK, SMC\_TDI, SMC\_TDO, SMC\_TMS, SMC\_DEV\_SUPPLY\_L.

BOOTROM

Table with test points for BOOTROM: SPIROM\_USE\_MLB, SPI\_MLBROM\_CS\_L, SPI\_MLB\_CLK, SPI\_MLB\_CS\_L, SPI\_MLB\_IQ<2>, SPI\_MLB\_IQ<3>, SPI\_MLB\_MISO, SPI\_MLB\_MOSI.

Table with test points for MEM\_A\_CAA<0..9>, MEM\_A\_CAB<0..9>, MEM\_A\_CKE<0..3>, MEM\_A\_CLK\_N<0..1>, MEM\_A\_CLK\_P<0..1>, MEM\_A\_CS\_L<0..1>, MEM\_A\_CS\_L<0..1>, MEM\_A\_DQ<0..63>, MEM\_A\_DQS\_N<0..7>, MEM\_A\_DQS\_P<0..7>, MEM\_A\_ODT<0>.

Table with test points for MEM\_B\_CAA<0..9>, MEM\_B\_CAB<0..9>, MEM\_B\_CKE<0..3>, MEM\_B\_CLK\_N<0..1>, MEM\_B\_CLK\_P<0..1>, MEM\_B\_CS\_L<0..1>, MEM\_B\_CS\_L<0..1>, MEM\_B\_DQ<0..63>, MEM\_B\_DQS\_N<0..7>, MEM\_B\_DQS\_P<0..7>, MEM\_B\_ODT<0>.

Table with test points for MEM\_CAM\_A<0..14>, MEM\_CAM\_BA<0..2>, MEM\_CAM\_DM<0..1>, MEM\_CAM\_DQ<0..15>, MEM\_CAM\_DQS\_N<0..1>, MEM\_CAM\_DQS\_P<0..1>, RF\_0\_ANT, RF\_0\_ANT\_MATCH\_T, RF\_1\_ANT, RF\_1\_ANT\_MATCH\_T, RF\_A\_0\_DIPLEXER, RF\_A\_0\_MATCH, RF\_A\_1\_DIPLEXER, RF\_A\_1\_MATCH, RF\_G\_0\_DIPLEXER, RF\_G\_0\_MATCH, RF\_G\_1\_DIPLEXER, RF\_G\_1\_MATCH, AGND\_U7310.

Table with test points for BANJO\_FBVR2\_N, BANJO\_FBVR2\_RC, BANJO\_SWVR2, BANJO\_SWVR2\_SNUB, BANJO\_SWVR3R, BANJO\_SWVR3R\_SNUB, BANJO\_VBSTVR3\_R, BANJO\_VBSTVR3\_R, BANJO\_VBSTVR4\_R, BANJO\_VBSTVR5\_R, CPUVR\_BOOT1, CPUVR\_BP1, CPUVR\_ISNS2\_N, CPUVR\_ISNS2\_P, CPUVR\_PHASE1, CPUVR\_SW1, CPUV\_PROCHOT\_R\_L, CPU\_VCCGTSENSE\_N, CPU\_VCCST\_PWRGD\_R, GTVR\_BP1, GTVR\_ISNS2\_P, GTVR\_SNB1, GTVR\_SNB2, GTVR\_SNB3, GTVR\_SW1, GTVR\_SW2, P1VOPC\_BOOT\_RC, P1VOPC\_DRVH\_R, P1VOPC\_REPIN\_R, P1VOPC\_SNS\_R, P3V3S5\_DRVH\_R, P5VS4\_DRVH\_R, SAVR\_BP, SAVR\_SNB1, SAVR\_SW, VCINP\_P5V\_U7310.

Table with test points for AGND\_U7320, BANJO\_VBSTVR1, BANJO\_VBSTVR3, BANJO\_VBSTVR4, BANJO\_VBSTVR5, CPUVR\_BP2, CPUVR\_PHASE2, CPUVR\_SNB1, CPUVR\_SNB2, PD\_VSNS\_CPU\_VCCOPIO\_TN, PD\_VSNS\_CPU\_VCCOPIO\_TN, PPVCCCPU\_S0G\_PH1, PPVCCCPU\_S0G\_PH2, PPVCCSA\_S0G\_R, PU\_VSNS\_CPU\_VCCOPIO\_TP, VCINP\_P5V\_U7310, VROV9\_IND\_TBT\_X, PP1V\_S0\_PCH\_VCCAPL\_F, PP1V8\_S0\_PCH\_VCCCHDA\_F.

Table with test points for AGND\_U7470, VCINP\_P5V\_U7310, VCINP\_P5V\_U7320, TBA\_PHASE1, PMIC\_ENH.

Apple Inc. FCT, ICT PROPERTIES. DRAWING NUMBER: 051-02265. REVISTION: 1.0.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.

合肥怡和 SMC\_S0G\_RST 2669515



8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

# LAST SCHEMATIC PAGE.

FORCES CROSS REFERENCE PAGES TO COME AFTER THIS.  
SKIPS ANY TEMPORARY PAGES I MIGHT MAKE.

合肥怡飞苹果维修qq : 82669515  
qq群 : 241000

DESIGN: X502/MLB CATZ	
LAST CHANGE: Thu Aug 4 21:00:42 2016	
PAGE TITLE =LAST SCHEMATIC PAGE=	
 Apple Inc.	DRAWING NUMBER 051-02265
	REVISION 1.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH
	PAGE 500 OF 500
	SHEET 73 OF 73

8

7

6

5

4

3

2

1