

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

HeFei YIFEI MAC FIX

LAST_MODIFICATION=Fri Dec 20 23:04:51 2019

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
6	0021443899	ENGINEERING RELEASED		2019-12-20

Table of Contents


PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	myEE	03/01/2019
2	2	BOM Configuration	myEE	03/01/2019
3	3	BOM Configuration	myEE	03/01/2019
4	4	PD Parts	myEE	03/01/2019
5	5	CPU GFX and USB Type-C	myEE	03/01/2019
6	6	CPU MISC/JTAG/CFG/RSVD	myEE	03/01/2019
7	7	CPU LPDDR4x Interface	myEE	03/01/2019
8	8	CPU & PCH Power	myEE	03/01/2019
9	9	CPU & PCH Grounds	myEE	03/01/2019
10	10	CPU Core Decoupling	myEE	03/01/2019
11	12	PCH Decoupling	myEE	03/01/2019
12	13	PCH SPI/SMB/UART/GPIO	myEE	03/01/2019
13	14	PCH Power Management	myEE	03/01/2019
14	15	PCH PCIE/USB/CLKS	myEE	03/01/2019
15	18	CPU/PCH Merged XDP	myEE	03/01/2019
16	19	Chipset Shared Support	J214_DAVID	03/20/2019
17	20	Chipset Support 2	J214_DAVID	03/05/2019
18	23	LPDDR4x Channels / Aliasing	myEE	03/01/2019
19	28	USB-C	X1795_AMIR	05/15/2019
20	36	WIFI/BT: Support	myEE	03/01/2019
21	37	WIFI/BT: MODULE 1	myEE	03/01/2019
22	38	WIFI/BT: MODULE 2	myEE	03/01/2019
23	39	SoC GPIO/SEP/USB/DDR/Test	myEE	03/01/2019
24	40	SoC AOP/AON/SMC	myEE	03/01/2019
25	41	SoC ISP/I2C/UART/SPI/I2S	myEE	03/01/2019
26	42	SoC PCIE	myEE	03/01/2019
27	43	SoC Power 1	myEE	03/01/2019
28	44	SoC Power 2	myEE	03/01/2019
29	45	SoC Power 3	myEE	03/01/2019
30	46	SoC Ground	myEE	03/01/2019
31	47	SoC Shared Support	myEE	03/01/2019
32	48	SoC Project Support	myEE	03/01/2019
33	49	T151	X1795_MIHIR	05/17/2019
34	50	Secure Element	X1795_TAEWAN	05/30/2019
35	51	T139 Support	myEE	03/01/2019
36	52	I2C Connections 1	myEE	03/01/2019
37	53	I2C Connections 2	myEE	03/01/2019
38	54	Power Sensors: High Side	Jack	12/15/2019
39	55	Power Sensors: Load Side	Jack	12/15/2019
40	56	Power Sensors: Extended	Jack	12/15/2019
41	57	Power Sensors: Extended 2	Jack	12/15/2019
42	58	Thermal Sensors	X1412_JACK	04/25/2019
43	59	Power Sensors:Extended 3	Jack	12/15/2019
44	60	Fans/SMC/AMUX Support	myEE	03/01/2019
45	62	Audio Placeholder	myEE	03/01/2019
46	63	Audio Jack Codec	J214_MIHIR	03/05/2019
47	64	Audio Left Amplifiers	myEE	03/01/2019
48	65	Audio Right Amplifiers	myEE	03/01/2019
49	66	Audio Flex Connectors	myEE	03/01/2019
50	67	Keyboard & Trackpad 1	X1412_SHAN	05/17/2019
51	68	Keyboard & Trackpad 2	myEE	03/01/2019
52	69	DC-In & Battery Connectors	myEE	03/01/2019
53	70	PBUS Supply & Battery Charger	myEE	03/01/2019
54	71	IMVP9 IC	J214_JACK	03/26/2019
55	72	IMVP9 POWER BLOCK	myEE	03/01/2019
56	74	VR: VCCIN_AUX ISL	J214_JACK	03/26/2019
57	75	EMPTY	myEE	03/01/2019
58	76	Power - 5V 3.3V Supply	myEE	03/01/2019
59	77	VR: VCCPRIM_1P8	myEE	03/01/2019
60	78	PMIC BUCKS AND SWS	myEE	03/01/2019

PAGE	CSA	CONTENTS	SYNC	DATE
61	79	PMIC LDOs	myEE	03/01/2019
62	80	PMIC GPIOs & Control	myEE	03/01/2019
63	81	TBT 5V REGULATOR	myEE	03/01/2019
64	82	Power FETs	myEE	03/01/2019
65	84	LCD Backlight Driver	myEE	03/01/2019
66	85	eDP Display Connector	myEE	03/01/2019
67	86	S4E<0>	X1795_MIHIR	05/15/2019
68	87	S4E<1>	X1795_MIHIR	05/15/2019
69	88	S4E<2>	X1795_MIHIR	05/15/2019
70	89	S4E<3>	X1795_MIHIR	05/15/2019
71	90	OCARINA PMIC & NAND VCC VR	X1795_MIHIR	06/04/2019
72	96	SSD Support	myEE	03/01/2019
73	98	Display Mux	myEE	03/01/2019
74	120	Power Aliases - 1	myEE	03/01/2019
75	121	Power Aliases - 1	myEE	03/01/2019
76	122	Signal Aliases	myEE	03/01/2019
77	124	ICT FCT 1	myEE	03/01/2019
78	125	ICT FCT 2	myEE	03/01/2019
79	127	Desense Capacitors 1	myEE	03/01/2019
80	128	Desense Capacitors 2	myEE	03/01/2019
81	140	Dev Support 1	myEE	03/01/2019
82	141	Dev Support 2	myEE	03/01/2019
83	142	BOM Variants 1	myEE	03/01/2019
84	143	BOM Variants 2	myEE	03/01/2019
85	145	Alternates BOM Table	myEE	03/01/2019
86	149	NAND BOM Config/Groups	myEE	03/01/2019
87	150	References	myEE	03/01/2019
88	1	LPDDR4x Sub-Channel	J79A_MLB	01/31/2017
89	1	LPDDR4x Sub-Channel	J79A_MLB	01/31/2017
90	1	LPDDR4x Sub-Channel	J79A_MLB	01/31/2017
91	1	LPDDR4x Sub-Channel	J79A_MLB	01/31/2017
92	1	USB-C COMM + DEBUG X-T	t290 icl yn	02/01/2018
93	2	USB-C COMM + DEBUG W-R	t290 icl yn	02/01/2018
94	3	USB-C CONNECTOR	J132_RUENJOU	03/22/2017
95	4	USB-C VRs AND POWER	t290 icl yn	02/01/2018
96	1	BURNSIDE BRIDGE	t290 icl yn	02/01/2018
97	2	ACE2 CONTROLLER	t290 icl yn	02/01/2018
98	1	BURNSIDE BRIDGE	t290 icl yn	02/01/2018
99	2	ACE2 CONTROLLER	t290 icl yn	02/01/2018
100	1	BURNSIDE BRIDGE	t290 icl yn	02/01/2018
101	2	ACE2 CONTROLLER	t290 icl yn	02/01/2018
102	1	BURNSIDE BRIDGE	t290 icl yn	02/01/2018
103	2	ACE2 CONTROLLER	t290 icl yn	02/01/2018
104	1	USB-C CONNECTOR A	J132_RUENJOU	03/22/2017
105	1	USB-C CONNECTOR A	J132_RUENJOU	03/22/2017
106	1	Power FETs TBT S0	CPU_CARD_ICL_Y	06/08/2018
107	1	Power FETs TBT S0	CPU_CARD_ICL_Y	06/08/2018
108	1	TBT 5V REGULATOR	J132_JIN	08/24/2017
109	1	TBT 5V REGULATOR	J132_JIN	08/24/2017

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-05198	1	SCHEM,MLB-WELL,X1795	SCH	CRITICAL	SCH
820-01949	1	PCBF,MLB-WELL,X1795	PCB	CRITICAL	PCB

Table of Contents

DRAWING TITLE		DRWGING NUMBER	STEP
SCHEM,MLB-WELL,X1795		051-05198	D
 Apple Inc.		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		1 OF 150	
		1 OF 109	

Module Parts

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-17651	1	SOCKET,CPU,CFL-U	U0500	CRITICAL	CPU:SOCKET
337S00709	1	CPU,ICLUN,Q53R,ES2,B4,1.4,0.7,BGA1344	U0500	CRITICAL	CPU:QS3R MM#:999D89
337S00710	1	CPU,ICLUN,Q53P,ES2,B4,1.4,0.7,BGA1344	U0500	CRITICAL	CPU:QS3P MM#:999D87
337S00711	1	CPU,ICLUN,Q53N,ES2,B4,1.8,0.9,BGA1344	U0500	CRITICAL	CPU:QS3N MM#:999D86
337S00712	1	CPU,ICLUN,Q53Q,ES2,B4,1.8,0.9,BGA1344	U0500	CRITICAL	CPU:QS3Q MM#:999D88
337S00713	1	CPU,ICLUN,Q53M,ES2,B4,1.8,0.9,BGA1344	U0500	CRITICAL	CPU:QS3M MM#:999D85
337S00778	1	CPU,ICLUN,QSHZ,QS,D2,2.0,1.05,BGA1344	U0500	CRITICAL	CPU:BTR P1a D2
337S00777	1	CPU,ICLUN,QSHY,QS,D2,2.3,1.1,BGA1344	U0500	CRITICAL	CPU:BST P1a D2
337S00804	1	CPU,ICLUN,QSHZ,QS,D2,2.0,1.05,BGA1344	U0500	CRITICAL	PRQ:BTR MM#:999H22
337S00803	1	CPU,ICLUN,QSHZ,QS,D2,2.3,1.1,BGA1344	U0500	CRITICAL	PRQ:BST MM#:999H21

P0a and P1a, the same D2
 P1B:PRQ:BTR/BST
 EVT:PRQ:BTR/BST

SOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00370	1	POP,SOC,GIBRALTAR+1GB 20NM,M,B0,CSF1406	U3900	CRITICAL	SOC:B0_1G
339S00372	1	POP,SOC,GIBRALTAR+2GB 20NM,M,B0,CSF1406	U3900	CRITICAL	SOC:B0_2G

SOC Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00371	339S00370	SOC:B0_1G	ALL	Hynix 1GB SCK
339S00375	339S00370	SOC:B0_1G	ALL	Micron 1GB ATK
339S00376	339S00370	SOC:B0_1G	ALL	Hynix 1GB ATK
339S00373	339S00372	SOC:B0_2G	ALL	Hynix 2GB SCK
339S00377	339S00372	SOC:B0_2G	ALL	Micron 2GB ATK
339S00378	339S00372	SOC:B0_2G	ALL	Hynix 2GB ATK

BURNSIDE BRIDGE

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00561	4	IC,TBT,BURNSIDE BRIDGE,FRQ,A1,BGA105	U2800_S,U2800_S,U2800_K,U2800_T	CRITICAL	BBR_TR:QSA1

ACE2

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S02158	4	IC,CD3217,ACE2,B2,USB PWR SW W/HV,BGA123	U3100_X,U3100_Y,U3100_K,U3100_T	CRITICAL	ACE2:B2

353S01960 in P0a

PMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00267	1	IC,PMU-A,D2449ADC,CALFE,CSF324,4X28X7.32	U7800	CRITICAL	

CHARGER IC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S01525	1	IC,ISL9240HIB02,PMU,SUONA,WCSF40,2.1X3.3	U7000	CRITICAL	

AMR

677-10581 in P0a

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-19902	2	SUBASSY (T&R) PCBA,AMR INTERPOSER,X1795	J4800, J4801	CRITICAL	

OCARINA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00410	1	IC,PMU,OCARINA,D2449AO,OPT-AG,WLCSF56	U9000	CRITICAL	

WIRELESS (Harpoon)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00609	1	IC,MODULE,HARPOON,EST.9,LGA385,Murata	U3730	CRITICAL	

HARPOON Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00610	339S00609		U3730	USI

Programmables

BBR ROMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,USON8	U3060	CRITICAL	BBR_XT_ROM:BLANK left
335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,USON8	UB260	CRITICAL	BBR_WR_ROM:BLANK right
341S01381	1	IC,TBT-XT,(V18.3) NEW-PROTO-0,X1412	U3060	CRITICAL	BBR_XT_ROM:P0
341S01382	1	IC,TBT-WR (V18.3) NEW-PROTO-0,X1412	UB260	CRITICAL	BBR_WR_ROM:P0
341S01633	1	ROM,TBT-XT (Vxxxx) DPR-B,X1795	U3060	CRITICAL	BBR_XT_ROM:PVT
341S01634	1	ROM,TBT-WR (Vxxxx) DPR-B,X1795	UB260	CRITICAL	BBR_WR_ROM:PVT

BBR ROM Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00232	335S00133	BT_ROM:BLANK	U3060,UB260	Macronix

U3060 UB260
 P1 341S01411 341S01412
 P0a 341S01466 341S01467
 P1a 341S01511 341S01512
 P1b 341S01511 341S01512
 EVT 341S01511 341S01512

BT ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00256	1	IC,SPI SERIAL FLASH,2MBIT,1.8V,DFN8	U3750	CRITICAL	BT_ROM:BLANK
341S01342	1	IC,BT SFLASH ROM (V22_shared)	U3750	CRITICAL	BT_ROM:P0
341S01644	1	IC,BT SFLASH ROM (V39) X1795	U3750	CRITICAL	BT_ROM:PVT

BT ROM Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00248	335S00256	BT_ROM:BLANK	U3750	Macronix
335S00255	335S00256	BT_ROM:BLANK	U3750	Adesto

P1 BT ROM:341S01417
 P0a BT ROM:341S01434, same as in J152
 P1a BT ROM:341S01501, same as in J152
 P1b BT ROM:341S01501, same as in P1a
 EVT BT ROM:341S01501, same as in P1a

WIFI ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00214	1	IC,EEPROM,SER,UWIRE,16K,1.8V,DFN8	U3710	CRITICAL	WIFI_ROM:BLANK
341S01645	1	IC,WIFI ROM (V01) WW1,X1795	U3710	CRITICAL	WIFI_ROM:PVT

WIFI ROM Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00216	335S00214	WIFI_ROM:BLANK	U3710	Rohm

P1a WIFI ROM 341S00725
 P1b WIFI ROM 341S00725
 EVT WIFI ROM 341S00725

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
337S00456	08	CPU
333S00069	01	MEMORY
333S00070	01	MEMORY
333S00125	01	MEMORY
333S00126	01	MEMORY
333S00166	08	MEMORY
333S00167	08	MEMORY
339S00370	09	PSOC
339S00372	09	PSOC
338S00267	08	CALFE
335S00321	10	NAND
335S00322	10	NAND
335S00324	09	NAND
335S00325	09	NAND
335S00327	09	NAND
335S00329	09	NAND
335S00330	09	NAND
335S00332	09	NAND
338S00285	08	OCARINA
353S01442	05	ACE
338S00408	08	TITAN RIDGE
353S01188	09	DEBUG MIX2
353S01525	06	SUONA
353S00928	06	IMVP8
353S00526	07	TP62180
353S01077	02	ISL95870HRUZ
353S01629	08	PASS770L
338S00253	09	SECURE ELEMENT
353S4415	01	BACKLIGHT CONTROLLER
353S01320	08	MIPI SWITCH
338S1163	01	ACCELEROMETER

BOM Configuration	
	DRAWING NUMBER 051-05198
	REVISION 6.0.0
	BRANCH evt-3
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED	PAGE 2 OF 150
	SHEET 2 OF 109

BOM Groups

BOM GROUP	BOM OPTIONS
X1795_COMMON	SCH,PCB,ALTERNATE,COMMON,X1795_COMMON1,X1795_COMMON2,X1795_COMMON3,X1795_PROGPARTS
X1795_COMMON1	X1795_USBC,SYSDT:FET,BOARD_ID,BOARD_REV:110
X1795_COMMON2	EDP_ENABLE,XDP:YES,SKIP_5V3V3:AUDIBLE,RF_TUNING
X1795_COMMON3	LOADRC:YES,SE:PROD_2019
X1795_PROGPARTS	BBR_XT_ROM:PVT,BBR_WR_ROM:PVT,WIFI_ROM:PVT,BT_ROM:PVT
X1795_DEVEL:ENG	ALTERNATE,ESPI_DBG,DBGLD,USBC_DBG,XDP_CONN:YES,WIFI_DBG,SSD_DBG,FAN_DBG,DEBUG_BUTTON,LOADISMS,SENSOR:DEV,BOOTCFG0
X1795_DEVEL:DVT	ALTERNATE,USBC_DBG,XDP_CONN:YES,WIFI_DBG
X1795_DEVEL:PVT	ALTERNATE
USBC_MLB_TBT_OPTS	BBR_FORCE_PWR:ACE,BBR_GP6:BBR_S0
USBC_MLB_TBT	BBR_X_PWR:SWSW_VOUTLV,BBR_T_PWR:SWSW_VOUTLV,BBR_PERST:PLTRST,BBR_RST:SPLIT
X1795_USBC	BBR_TR:QSA1,ACE2:B2,USBC_MLB_TBT,USBC_MLB_TBT_OPTS
CMPT:THRSSD	POLY:33UF
CMPT:512GSSD	POLY:27UF

```

board_rev TABLE
P0a NO DFR: 000
P0a with DFR: 001
P1a NO DFR: 010
P1a with DFR: 011
P1b with DFR: 100
evt-01: 101
evt-02: 101
DFR: 110
    
```

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00325	COMMON BOM,MLB-WELL,X1795	X1795_COMMON
985-01186	DEV BOM,MLB-WELL,X1795	X1795_DEVEL:ENG
939-08546	PCBA,MLB-WELL,NO CPU,X1795	BASE_BOM,DEVEL_BOM,ALTERNATE
939-08545	PCBA,MLB-WELL,CPU SOCKET,X1795	BASE_BOM,DEVEL_BOM,ALTERNATE,CPU:SOCKET

P0: DC1 CPU SOCKET, DC2 NO CPU

Variable BOM Groups Development/Base BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00325	1	COMMON BOM,MLB-WELL,X1795	BASE	CRITICAL	BASE_BOM
985-01186	1	DEV BOM,MLB-WELL,X1795	DEVEL	CRITICAL	DEVEL_BOM

APN POLY CAPS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S00093	41	TANT,PLOY,NEC 33uF, 16V		CRITICAL	POLY:33UF
128S00093	15	TANT,PLOY,NEC 33uF, 16V		CRITICAL	POLY:33UF
128S00106	41	TANT,PLOY,NEC 27uF, 18V		CRITICAL	POLY:27UF
128S00106	15	TANT,PLOY,NEC 27uF, 18V		CRITICAL	POLY:27UF

DRAM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S00180	4	1C,SDRAM,LPDDR4x-4266,16GBIT,19NM,HYN,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:HY_8G
333S00205	4	1C,SDRAM,LPDDR4x-4266,16GBIT,19NM,MIC,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:MI_8G
333S00218	4	1C,SDRAM,LPDDR4x-4266,16GBIT,19NM,SS,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:SS_8G
333S00181	4	1C,SDRAM,LPDDR4x-4266,32GBIT,21NM,HYN,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:HY_16G
333S00206	4	1C,SDRAM,LPDDR4x-4266,32GBIT,19NM,MIC,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:MI_16G
333S00219	4	1C,SDRAM,LPDDR4x-4266,32GBIT,19NM,SS,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:SS_16G
333S00204	4	1C,SDRAM,LPDDR4x-3733,64GBIT,19NM,HYN,H,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:HY_32G
333S00207	4	1C,SDRAM,LPDDR4x-4266,64GBIT,19NM,MIC,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:MI_32G
333S00220	4	1C,SDRAM,LPDDR4x-4266,64GBIT,19NM,MIC,BGA200	02300_1,02300_2,02300_3,02300_4	CRITICAL	DRAM:SS_32G

Main DRAM SPD Straps

BOM GROUP	BOM OPTIONS	NOTE
DRAMCFG:HY_8G	DRAM:HY_8G,DRAMCFG1_L,DRAMCFG2_L,DRAMCFG1_L,DRAMCFG0_L	0x10
DRAMCFG:MI_8G	DRAM:MI_8G,DRAMCFG1_L,DRAMCFG2_L,DRAMCFG1_L	0x11
DRAMCFG:SS_8G	DRAM:SS_8G,DRAMCFG1_L,DRAMCFG2_L,DRAMCFG0_L	0x12
DRAMCFG:HY_16G	DRAM:HY_16G,DRAMCFG1_L,DRAMCFG2_L,DRAMCFG0_L	0x14
DRAMCFG:MI_16G	DRAM:MI_16G,DRAMCFG1_L,DRAMCFG1_L	0x15
DRAMCFG:SS_16G	DRAM:SS_16G,DRAMCFG1_L,DRAMCFG0_L	0x16
DRAMCFG:HY_32G	DRAM:HY_32G,DRAMCFG2_L,DRAMCFG1_L,DRAMCFG0_L	0x18
DRAMCFG:MI_32G	DRAM:MI_32G,DRAMCFG2_L,DRAMCFG1_L	0x19
DRAMCFG:SS_32G	DRAM:SS_32G,DRAMCFG2_L,DRAMCFG0_L	0x1A

CPU DRAM CFG Chart


CAPACITY	CFG 3	CFG 2	VENDOR	CFG 1	CFG 0
8	0	0	HYNIX	0	0
16	0	1	MICRON	0	1
32	1	0	SAMSUNG	1	0
RSVD	1	1	RSVD	1	1

PAGE TITLE		
BOM Configuration		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	3 OF 150
	SHEET	3 OF 109

BOARD MECHANICALS


Shield Cans - BOTTOM SIDE

BURNSIDE BRIDGE - LEFT (U2800_T) - 806-12859




FENCE-TITAN-RIDGE-X940

BURNSIDE BRIDGE - RIGHT (U2800_W) - 806-12859



FENCE-TITAN-RIDGE-X940

LPDDR4 (U2300_1 ~ U2300_4) - 806-20740




SHLD-FENCE-X379

removed NAND - TOP SOUTH (U8600)
 removed NAND - BOTTOM SOUTH (U8700)
 removed NAND - TOP NORTH (U8800)
 removed NAND - BOTTOM NORTH (U8900)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-24474	1	J214 LPDDR shielding can	SH0415	CRITICAL	
806-24476	2	SHIELD FENCE, BURNSIDE BRIDGE, X1413	SH0418, SH0420	CRITICAL	


Shield Cans - TOP SIDE

SOC (U3900) - 806-12855




FENCE-MLB-BTM-H9M-X940

DIPLEXERS - 806-12854




SHLD-MLB-DIPLEXERS-X940

CPU SLED (U0500) - 806-14839



SLED-METAL-MATT-NICKEL-X940



CPU SLED (U0500) - 806-14839











SLED-METAL-MATT-NICKEL-X940

POGO PINS

LIO and RIO -2X (870-09666)




AROUND THE FAN AND CENTER - 8X (870-09667)




PLATED HOLES




Detail D
2X (998-19890)



Detail E
2X (998-19891)





Detail J
1X (998-19892)



Cowling Bosses - BOTTOM SIDE



remove DFR TOUCH CONN (J4402) - 860-00414

USB-C CONN - LIO (J3300) - 860-00392




DFR DISPLAY CONN (J4401) - 860-00412



REMOVE SH0426/SH0427
IPD CONN (J4501) - 860-00412




DFR (J5110) - 860-01484




USB-C CONN - RIO (JB500) - 860-00392




AUDIO JACK CONN (J6600) - 860-00829



MESA CONN (J4900) - 860-00829





Bottom Thermal Stage Boss - 860-01604




Cowling Bosses - TOP SIDE

eDP CONN (J8500) - 860-00415



Shield CAN Alignment Slots 14X - 998-04440 (1.2mm X 0.4mm)





TOP Rubber Mount Standoffs - 13X - (860-00430)

REMOVE SH0414

Bottom Rubber Mount Standoffs


- 1X - (860-00476)



PAGE TITLE		PAGE TITLE	
PD Parts		DRAWING NUMBER	SIZE
		051-05198	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	evt-3
		PAGE	4 OF 150
		SHEET	4 OF 109


D

D




C

C





B

B



A

A







BOM_COST_GROUP=CPU & CHIPSET

DESIGN: X502/DEV_MLB_U	
LAST CHANGE: Tue Apr 28 20:32:21 2015	
PAGE TITLE: CPU GFX and USB Type-C	
	DRAWING NUMBER: 051-05198 REVISION: 6.0.0 BRANCH: evt-3 PAGE: 5 OF 150 SHEET: 5 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED	

PP1V05_S0_CPU_VCCST



PP1V05_VCCSTG_OUT_LGC





OMIT_TABLE

U0500 ICL-UN ICL-UN-4+2 BGA

SYM 18 OF 19 RESERVED



PPVCCIO_OUT



DESIGN: X502/DEV_MLB_U
LAST CHANGE: Mon Apr 27 22:56:39 2015

PAGE TITLE		DRAWING NUMBER	
CPU MISC/JTAG/CFG/RSVD		051-05198	
REVISION		SIZE	
6.0.0		D	
BRANCH		PAGE	
evt-3		6 OF 150	
SHEET		6 OF 109	

BOM_COST_GROUP=CPU & CHIPSET

D

C

B


A

D

C

B

A



Apple Inc. CPU LPDDR4x Interface

DRAMING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	7 OF 150	SHEET	7 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU & CHIPSET

D

C

B



A

D

C

B

A



PAGE TITLE CPU & PCH Power		
		DRAWING NUMBER 051-05198
		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 6.0.0
		BRANCH evt-3
		PAGE 8 OF 150
		SHEET 8 OF 109

BOM_COST_GROUP=CPU & CHIPSET

D

C

B




A

D

C


B

A



BOM_COST_GROUP=CPU & CHIPSET

CPU & PCH Grounds		DRAWING NUMBER	051-05198	SIZE	D
		REVISION	6.0.0		
		BRANCH	evt-3		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	9 OF 150		
		SHEET	9 OF 109		



BOM_COST_GROUP=CPU & CHIPSET

CPU Core Decoupling		
	DRAWING NUMBER 051-05198	SIZE D
REVISION 6.0.0		
BRANCH evt-3		
PAGE 10 OF 150		
SHEET 10 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

D

C

B




A

D

C

B

A




Aliases for Bypass Pins

7702 11C3 881 PP1V8_PCH_CLKLDO	PP1V8_PCH_CLKLDO	MIN_LINE_WIDTH=0.0900 MIN_NECK_WIDTH=0.0900 VOLTAGE=1.8V MAKE_BASE=TRUE
7702 11D8 881 PP1V24_S5_PCH_VCCDPHY	PP1V24_S5_PCH_VCCDPHY	MIN_LINE_WIDTH=0.0900 MIN_NECK_WIDTH=0.0900 VOLTAGE=1.5V MAKE_BASE=TRUE
7702 16C2 11B8 8C7 PP1V05_VCCSTG_OUT	PP1V05_VCCSTG_OUT	MIN_LINE_WIDTH=0.0900 MIN_NECK_WIDTH=0.0900 VOLTAGE=1.0V MAKE_BASE=TRUE
7702 11C9 8A4 PP1V05_S5_PCH_VCCDSW	PP1V05_S5_PCH_VCCDSW	MIN_LINE_WIDTH=0.0900 MIN_NECK_WIDTH=0.0900 VOLTAGE=1.0V MAKE_BASE=TRUE
7702 11D8 881 PP0V85_LDOSTD	PP0V85_LDOSTD	MIN_LINE_WIDTH=0.0900 MIN_NECK_WIDTH=0.0900 VOLTAGE=0.8V MAKE_BASE=TRUE

PAGE TITLE PCH Decoupling		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	BRANCH evt-3
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 12 OF 150 SHEET 11 OF 109


D

D



C



C



B

B

MEMORY CONFIGURATION STRAPS.





BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG4_L, RAMCFG3_L, RAMCFG2_L, RAMCFG1_L, RAMCFG0_L

BOM_COST_GROUP=CPU & CHIPSET

DESIGN: X502/MLB	
LAST CHANGE: Tue Feb 2 13:18:21 2016	
PAGE TITLE PCH SPI/SMB/UART/GPIO	
	DRAWING NUMBER 051-05198
	SIZE D
	REVISION 6.0.0
	BRANCH evt-3
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	
	PAGE 13 OF 150
	SHEET 12 OF 109

A

A



BOM_COST_GROUP=CPU & CHIPSET

DESIGN: X502/MLB	
LAST CHANGE: Tue Apr 5 13:08:54 2016	
PAGE TITLE	
PCH Power Management	
	DRAWING NUMBER 051-05198
	REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH evt-3
	PAGE 14 OF 150
	SHEET 13 OF 109

D

C

B

A


D

C

B

A



PCIe Port Assignments:




OMIT_TABLE

U0500
ICL-UN
ICL-UN-4+2
BGA
SYM 7 OF 19

2607	IN	PCIE SOC D2R N<0>	DA1	PCIE1_RXN
2607	IN	PCIE SOC D2R P<0>	DA2	PCIE1_RXP
3206	OUT	PCIE SOC R2D C N<0>	CV8	PCIE1_TXN
3206	OUT	PCIE SOC R2D C P<0>	CV9	PCIE1_TXP
2607	IN	PCIE SOC D2R N<1>	DB1	PCIE2_RXN
2607	IN	PCIE SOC D2R P<1>	DB2	PCIE2_RXP
3206	OUT	PCIE SOC R2D C N<1>	CY8	PCIE2_TXN
3206	OUT	PCIE SOC R2D C P<1>	CY9	PCIE2_TXP
2607	IN	PCIE SOC D2R N<2>	CU5	PCIE3_RXN
2607	IN	PCIE SOC D2R P<2>	CU4	PCIE3_RXP
3206	OUT	PCIE SOC R2D C N<2>	DA12	PCIE3_TXN
3206	OUT	PCIE SOC R2D C P<2>	DB12	PCIE3_TXP
2607	IN	PCIE SOC D2R N<3>	CV4	PCIE4_RXN/USB30_3_RXN
2607	IN	PCIE SOC D2R P<3>	CV5	PCIE4_RXP/USB30_3_RXP
3206	OUT	PCIE SOC R2D C N<3>	DF11	PCIE4_TXN/USB30_3_TXN
3206	OUT	PCIE SOC R2D C P<3>	DB11	PCIE4_TXP/USB30_3_TXP
2101	IN	PCH PCIe WLAN D2R N	CY4	PCIE5_RXN/USB30_2_RXN
2101	IN	PCH PCIe WLAN D2R P	CY5	PCIE5_RXP/USB30_2_RXP
2101	IN	PCH PCIe WLAN R2D C N	DH10	PCIE5_TXN/USB30_2_TXN
2101	IN	PCH PCIe WLAN R2D C P	DG10	PCIE5_TXP/USB30_2_TXP
		NC X DA5		PCIE6_RXN/USB30_1_RXN
		NC X DA4		PCIE6_RXP/USB30_1_RXP
		NC X DJ11		PCIE6_TXN/USB30_1_TXN
		NC X DH11		PCIE6_TXP/USB30_1_TXP
		NC X CV1		PCIE7_RXN
		NC X CV2		PCIE7_RXP
		NC X DA9		PCIE7_TXN
		NC X DA8		PCIE7_TXP
1903	IN	USB3 BSSB D2R N	CW2	USB30_4_RXN/PCIE8_RXN
1903	IN	USB3 BSSB D2R P	CW1	USB30_4_RXP/PCIE8_RXP
1903	OUT	USB3 BSSB R2D C N	DC8	USB30_4_TXN/PCIE8_TXN
1903	OUT	USB3 BSSB R2D C P	DC9	USB30_4_TXP/PCIE8_TXP
78A6 76B3	IN	USB3 EXTC D2R N	DC5	USB31_1_RXN
78A6 76B3	IN	USB3 EXTC D2R P	DC4	USB31_1_RXP
78A6 76B3	OUT	USB3 EXTC R2D C N	DH14	USB31_1_TXN
78A6 76B3	OUT	USB3 EXTC R2D C P	DJ14	USB31_1_TXP
78A6	IN	USB3 EXT D2R N	DE5	USB31_2_RXN
78A6	IN	USB3 EXT D2R P	DE4	USB31_2_RXP
78A6	OUT	USB3 EXT R2D C N	DF14	USB31_2_TXN
78A6	OUT	USB3 EXT R2D C P	DE14	USB31_2_TXP
		PCH PCIe RCOMP N	DD2	PCIE_RCOMP_N
		PCH PCIe RCOMP P	DC2	PCIE_RCOMP_P




ANY CLKREQ CAN MAP TO ANY CLK.
ANY CLKREQ OR CLK CAN MAP TO ANY PCIe PORT.
UNUSED CLKREQS AND CLKS SHOULD BE DISABLED.
PER SKYLAKE PDG, SKYLAKE PCH EDS.



OMIT_TABLE

U0500
ICL-UN
ICL-UN-4+2
BGA
SYM 9 OF 19
CLOCK SIGNALS

78D8 21D3	OUT	PCH PCIe CLK100M WLAN P	CH5	CLKOUT_PCIE_P0
78D8 21D3	OUT	PCH PCIe CLK100M WLAN N	CH6	CLKOUT_PCIE_N0
17C8 14A6	IN	PCH WLAN CLKREQ L	CM46	GPP_B5/SRCLKREQ0*
		NC PCIe CLK100M0P	CR4	CLKOUT_PCIE_P1
		NC PCIe CLK100M0N	CR5	CLKOUT_PCIE_N1
		NC DEBUG CLKREQ L	CM46	GPP_B6/SRCLKREQ1*
		NC PCIe CLK100M2P	CM6	CLKOUT_PCIE_P2
		NC PCIe CLK100M2N	CM5	CLKOUT_PCIE_N2
		PCH_STRP_NO_REBOOT	CR47	GPP_B7/SRCLKREQ2*
		NC PCIe CLK100M3P	CK5	CLKOUT_PCIE_P3
		NC PCIe CLK100M3N	CK4	CLKOUT_PCIE_N3
		NC ENETSD CLKREQ L	CR43	GPP_B8/SRCLKREQ3*
		NC PCIe CLK100M4P	CG5	CLKOUT_PCIE_P4
		NC PCIe CLK100M4N	CG4	CLKOUT_PCIE_N4
		NC GPU CLKREQ L	CK44	GPP_B9/SRCLKREQ4*
78D8 2A05	OUT	PCIE CLK100M SOC P	CN5	CLKOUT_PCIE_P5
78D8 2A05	OUT	PCIE CLK100M SOC N	CN4	CLKOUT_PCIE_N5
17B5 15A2 14A6	IN	SOC CLKREQ BUF L	CM44	GPP_B10/SRCLKREQ5*



DESIGN: X502/MLB
LAST CHANGE: Thu Jun 18 20:05:18 2015

PAGE TITLE
PCH PCIe/USB/CLKS


Apple Inc.

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	15 OF 150		
SHEET	14 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU & CHIPSET

Primary / Merged (CPU/PCH) Micro2-XDP



PCH XDP Signals
 These signals do not connect to the Primary (Merged) XDP connector in this architecture. The PDG puts them on a secondary XDP connector that is only needed in some PCH debugging situation. They are listed here to show their secondary XDP functions and to provide test points for signals that are not used elsewhere.


PCH/XDP Signals

1205 1206 XDP PCH STRP GPP E0	OBSDATA_A0	TP1840
1205 1206 XDP PCH STRP CNV DISABLE	OBSDATA_A1	TP1841
1285 1206 XDP MEM OK	OBSDATA_A2	TP1842
1285 1206 XDP PCH STRP SPIROM SAF	OBSDATA_A3	TP1843
1285 XDP PCH OBSDATA B0	OBSDATA_B0	TP1868
1285 XDP PCH OBSDATA B1	OBSDATA_B1	TP1869
1285 XDP PCH OBSDATA B2	OBSDATA_B2	TP1870
1285 XDP PCH OBSDATA B3	OBSDATA_B3	TP1871
1285 XDP PCH OBSFN C0	OBSFN_C0	TP1867

Other Debug Signals


683 PEG VIEW 2	TP1872
683 PEG VIEW 3	TP1878
603 DDR VIEW 0	TP1879
683 DDR VIEW 1	TP1880
683 FIVR VLOAD CORE0	TP1881
683 FIVR VLOAD CORE1	TP1882
683 FIVR VLOAD CORE2	TP1883
683 FIVR VLOAD CORE3	TP1884
683 FIVR VLOAD CCF	TP1885
603 FIVR VLOAD SA	TP1886
683 FIVR VLOAD TCSS	TP1887
546 FIVR VLOAD GTM	TP1888

3686 1202 PCH I2C UPC SCL	OBSDATA_C0	TP1844
3686 1202 PCH I2C UPC SDA	OBSDATA_C1	TP1845
1985 583 548 LSX HSR R2P	OBSDATA_C2	TP1846
1985 583 LSX HSR P2R	OBSDATA_C3	TP1847
1905 503 586 LSX HSX R2P	OBSDATA_C4	TP1848
1905 503 LSX HSX P2R	OBSDATA_C5	TP1849
1905 503 586 LSX HST R2P	OBSDATA_C6	TP1850
1905 583 LSX HST P2R	OBSDATA_C7	TP1851
1905 583 548 LSX HSW R2P	OBSFN_C1	TP1852




PAGE TITLE		
CPU/PCH Merged XDP		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	18 OF 150
	SHEET	15 OF 109

38.4MHZ CRYSTAL




VCCIN_AUX DISCHARGE

Ensure VCCIN_AUX decays below 200mV within 100ms (PDG requirement tPCH35)




VCCSTG_OUT DISCHARGE


Ensure VCCSTG_OUT <= VCCST during power-down (required at all times)




VCCIN VR EN and VCCST_PWRGD Generation




SLP_S0# 1.8V Level Shifter



PCH_PWROK Generation




DSW_PWROK 3.3V Level Shifter



PAGE TITLE		Chipset Shared Support	
DRAWING NUMBER		051-05198	SIZE
REVISION		6.0.0	D
BRANCH		evt-3	
PAGE		19 OF 150	
SHEET		16 OF 109	

Platform Reset Connections




REMOVED J2001 ESPI ANALYZER CONNECTOR etc

SIGNAL ALIASES


14A3	PCH_RTC_RESET_L	MAKE_BASE=TRUE	PCH_RTC_RESET_L	14A3	6203	77C2
21A3	PCH_WLAN_PERST_L	MAKE_BASE=TRUE	PCH_WLAN_PERST_L	12C5	17D6	21C3
5D3	BKLT_PWM_MLB2TCON	MAKE_BASE=TRUE	BKLT_PWM_MLB2TCON	64C1	77D5	
8C1	PCH_CORE_VID0	MAKE_BASE=TRUE	PCH_CORE_VID0	56A5	64A5	
8C1	PCH_CORE_VID1	MAKE_BASE=TRUE	PCH_CORE_VID1	56A5	64A5	

RSMRST override


Force PCH-side RSMRST low if SLP_SUS is low, in case of uncontrolled shutdown




BT_AUDIO_SYNC ISOLATION BUFFER




SOC_CLKREQ_L ISOLATION SWITCH & DELAY



WLAN_AUDIO_SYNC ISOLATION BUFFER



SOC SWD <=> DEBUG MUX PATH




PAGE TITLE		
Chipset Support 2		
Apple Inc.	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	20 OF 150
	SHEET	17 OF 109


LPDDR4x SUB CHANNELS

Memory Bit & Byte Swizzle


CHANNEL A




CHANNEL B



CHANNEL C



CHANNEL D



MAKE_BASE=TRUE

MEM A DO 0<0>	MEM A DO 0<0>
MEM A DO 0<1>	MEM A DO 0<1>
MEM A DO 0<2>	MEM A DO 0<2>
MEM A DO 0<3>	MEM A DO 0<3>
MEM A DO 0<4>	MEM A DO 0<4>
MEM A DO 0<5>	MEM A DO 0<5>
MEM A DO 0<6>	MEM A DO 0<6>
MEM A DO 0<7>	MEM A DO 0<7>
MEM A DO 1<0>	MEM A DO 1<0>
MEM A DO 1<1>	MEM A DO 1<1>
MEM A DO 1<2>	MEM A DO 1<2>
MEM A DO 1<3>	MEM A DO 1<3>
MEM A DO 1<4>	MEM A DO 1<4>
MEM A DO 1<5>	MEM A DO 1<5>
MEM A DO 1<6>	MEM A DO 1<6>
MEM A DO 1<7>	MEM A DO 1<7>
MEM A DO 2<0>	MEM A DO 2<0>
MEM A DO 2<1>	MEM A DO 2<1>
MEM A DO 2<2>	MEM A DO 2<2>
MEM A DO 2<3>	MEM A DO 2<3>
MEM A DO 2<4>	MEM A DO 2<4>
MEM A DO 2<5>	MEM A DO 2<5>
MEM A DO 2<6>	MEM A DO 2<6>
MEM A DO 2<7>	MEM A DO 2<7>
MEM A DO 3<0>	MEM A DO 3<0>
MEM A DO 3<1>	MEM A DO 3<1>
MEM A DO 3<2>	MEM A DO 3<2>
MEM A DO 3<3>	MEM A DO 3<3>
MEM A DO 3<4>	MEM A DO 3<4>
MEM A DO 3<5>	MEM A DO 3<5>
MEM A DO 3<6>	MEM A DO 3<6>
MEM A DO 3<7>	MEM A DO 3<7>
MEM B DO 0<0>	MEM B DO 0<0>
MEM B DO 0<1>	MEM B DO 0<1>
MEM B DO 0<2>	MEM B DO 0<2>
MEM B DO 0<3>	MEM B DO 0<3>
MEM B DO 0<4>	MEM B DO 0<4>
MEM B DO 0<5>	MEM B DO 0<5>
MEM B DO 0<6>	MEM B DO 0<6>
MEM B DO 0<7>	MEM B DO 0<7>
MEM B DO 1<0>	MEM B DO 1<0>
MEM B DO 1<1>	MEM B DO 1<1>
MEM B DO 1<2>	MEM B DO 1<2>
MEM B DO 1<3>	MEM B DO 1<3>
MEM B DO 1<4>	MEM B DO 1<4>
MEM B DO 1<5>	MEM B DO 1<5>
MEM B DO 1<6>	MEM B DO 1<6>
MEM B DO 1<7>	MEM B DO 1<7>
MEM B DO 2<0>	MEM B DO 2<0>
MEM B DO 2<1>	MEM B DO 2<1>
MEM B DO 2<2>	MEM B DO 2<2>
MEM B DO 2<3>	MEM B DO 2<3>
MEM B DO 2<4>	MEM B DO 2<4>
MEM B DO 2<5>	MEM B DO 2<5>
MEM B DO 2<6>	MEM B DO 2<6>
MEM B DO 2<7>	MEM B DO 2<7>
MEM B DO 3<0>	MEM B DO 3<0>
MEM B DO 3<1>	MEM B DO 3<1>
MEM B DO 3<2>	MEM B DO 3<2>
MEM B DO 3<3>	MEM B DO 3<3>
MEM B DO 3<4>	MEM B DO 3<4>
MEM B DO 3<5>	MEM B DO 3<5>
MEM B DO 3<6>	MEM B DO 3<6>
MEM B DO 3<7>	MEM B DO 3<7>

MAKE_BASE=TRUE

MEM C DO 0<0>	MEM C DO 0<0>
MEM C DO 0<1>	MEM C DO 0<1>
MEM C DO 0<2>	MEM C DO 0<2>
MEM C DO 0<3>	MEM C DO 0<3>
MEM C DO 0<4>	MEM C DO 0<4>
MEM C DO 0<5>	MEM C DO 0<5>
MEM C DO 0<6>	MEM C DO 0<6>
MEM C DO 0<7>	MEM C DO 0<7>
MEM C DO 1<0>	MEM C DO 1<0>
MEM C DO 1<1>	MEM C DO 1<1>
MEM C DO 1<2>	MEM C DO 1<2>
MEM C DO 1<3>	MEM C DO 1<3>
MEM C DO 1<4>	MEM C DO 1<4>
MEM C DO 1<5>	MEM C DO 1<5>
MEM C DO 1<6>	MEM C DO 1<6>
MEM C DO 1<7>	MEM C DO 1<7>
MEM C DO 2<0>	MEM C DO 2<0>
MEM C DO 2<1>	MEM C DO 2<1>
MEM C DO 2<2>	MEM C DO 2<2>
MEM C DO 2<3>	MEM C DO 2<3>
MEM C DO 2<4>	MEM C DO 2<4>
MEM C DO 2<5>	MEM C DO 2<5>
MEM C DO 2<6>	MEM C DO 2<6>
MEM C DO 2<7>	MEM C DO 2<7>
MEM C DO 3<0>	MEM C DO 3<0>
MEM C DO 3<1>	MEM C DO 3<1>
MEM C DO 3<2>	MEM C DO 3<2>
MEM C DO 3<3>	MEM C DO 3<3>
MEM C DO 3<4>	MEM C DO 3<4>
MEM C DO 3<5>	MEM C DO 3<5>
MEM C DO 3<6>	MEM C DO 3<6>
MEM C DO 3<7>	MEM C DO 3<7>
MEM D DO 0<0>	MEM D DO 0<0>
MEM D DO 0<1>	MEM D DO 0<1>
MEM D DO 0<2>	MEM D DO 0<2>
MEM D DO 0<3>	MEM D DO 0<3>
MEM D DO 0<4>	MEM D DO 0<4>
MEM D DO 0<5>	MEM D DO 0<5>
MEM D DO 0<6>	MEM D DO 0<6>
MEM D DO 0<7>	MEM D DO 0<7>
MEM D DO 1<0>	MEM D DO 1<0>
MEM D DO 1<1>	MEM D DO 1<1>
MEM D DO 1<2>	MEM D DO 1<2>
MEM D DO 1<3>	MEM D DO 1<3>
MEM D DO 1<4>	MEM D DO 1<4>
MEM D DO 1<5>	MEM D DO 1<5>
MEM D DO 1<6>	MEM D DO 1<6>
MEM D DO 1<7>	MEM D DO 1<7>
MEM D DO 2<0>	MEM D DO 2<0>
MEM D DO 2<1>	MEM D DO 2<1>
MEM D DO 2<2>	MEM D DO 2<2>
MEM D DO 2<3>	MEM D DO 2<3>
MEM D DO 2<4>	MEM D DO 2<4>
MEM D DO 2<5>	MEM D DO 2<5>
MEM D DO 2<6>	MEM D DO 2<6>
MEM D DO 2<7>	MEM D DO 2<7>
MEM D DO 3<0>	MEM D DO 3<0>
MEM D DO 3<1>	MEM D DO 3<1>
MEM D DO 3<2>	MEM D DO 3<2>
MEM D DO 3<3>	MEM D DO 3<3>
MEM D DO 3<4>	MEM D DO 3<4>
MEM D DO 3<5>	MEM D DO 3<5>
MEM D DO 3<6>	MEM D DO 3<6>
MEM D DO 3<7>	MEM D DO 3<7>

MAKE_BASE=TRUE

MEM A DOS P<0>	MEM A DOS P<0>
MEM A DOS N<0>	MEM A DOS N<0>
MEM A DOS P<1>	MEM A DOS P<1>
MEM A DOS N<1>	MEM A DOS N<1>
MEM A DOS P<2>	MEM A DOS P<2>
MEM A DOS N<2>	MEM A DOS N<2>
MEM A DOS P<3>	MEM A DOS P<3>
MEM A DOS N<3>	MEM A DOS N<3>
MEM B DOS P<0>	MEM B DOS P<0>
MEM B DOS N<0>	MEM B DOS N<0>
MEM B DOS P<1>	MEM B DOS P<1>
MEM B DOS N<1>	MEM B DOS N<1>
MEM B DOS P<2>	MEM B DOS P<2>
MEM B DOS N<2>	MEM B DOS N<2>
MEM B DOS P<3>	MEM B DOS P<3>
MEM B DOS N<3>	MEM B DOS N<3>

MAKE_BASE=TRUE

MEM C DOS P<0>	MEM C DOS P<0>
MEM C DOS N<0>	MEM C DOS N<0>
MEM C DOS P<1>	MEM C DOS P<1>
MEM C DOS N<1>	MEM C DOS N<1>
MEM C DOS P<2>	MEM C DOS P<2>
MEM C DOS N<2>	MEM C DOS N<2>
MEM C DOS P<3>	MEM C DOS P<3>
MEM C DOS N<3>	MEM C DOS N<3>
MEM D DOS P<0>	MEM D DOS P<0>
MEM D DOS N<0>	MEM D DOS N<0>
MEM D DOS P<1>	MEM D DOS P<1>
MEM D DOS N<1>	MEM D DOS N<1>
MEM D DOS P<2>	MEM D DOS P<2>
MEM D DOS N<2>	MEM D DOS N<2>
MEM D DOS P<3>	MEM D DOS P<3>
MEM D DOS N<3>	MEM D DOS N<3>

Current LPDDR4x APNs for BOM:
 Hynix (MPN -- APN):
 H5ECCN8KMAHHR-NEE: 333500180
 H5ECCN8KMAHHR-NEE: 333500181
 H5ECCN8KMAHHR-NEE: PENDING
 Micron (MPN -- APN):
 MT53E12M32D2NP-046 WT:E, PENDING
 MT53E12M32D2NP-046 WT:E, PENDING
 MT53E2G32D8Q5-046 WT:E, PENDING
 Samsung (MPN -- APN):
 K4U6E3D4AM-MSCJTD0: 333500194
 K4U6E3D4AM-MSCJTD0: 333500195

BOM_COST_GROUP=DRAM

Apple Inc. LPDDR4x Channels / Aliasing

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	23 OF 150	SHEET	18 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

D

D

C




C

B

B

A

A




NORMAL SITTING MACBOOK PRO. VIEW FROM TOP

Port	I2C_ADDR	I2CM_CNFG	I2C1_OA	I2C1_AA	I2C2_OA	I2C2_AA
X	GND (0)	PU (3)	0x38	0x6B	0x38	0x6B
T	FLOAT (7)	PU (3)	0x3F	0x6B	0x3F	0x6B
W	VERRIDE OTP (3)	VERRIDE OTP (3)	0x3B	0x6B	0x3B	0x6B
R	VERRIDE OTP (4)	VERRIDE OTP (3)	0x3C	0x6B	0x3C	0x6B


ALL 4 BURNSIDE BRIDGE I2C ADDRESS = 0x18

BOM_COST_GROUP=TBT

PAGE TITLE		USB-C	
		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	28 OF 150
		SHEET	19 OF 109












BT UART BUFFERS



radar 47644489
 311S00437 in P0 BOM
 311S00112 in P1 BOM

PAGE TITLE		WIFI/BT: Support	
DRAWING NUMBER	051-05198	SIZE	D
	REVISION		6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3	
	PAGE	36 OF 150	
SHEET	20 OF 109		



D

TP3715

TP3718

TP3724

B

A

D

TP3715


TP3718

TP3724


B

A

BLUETOOTH SERIAL FLASH



BOOT_STRAPS




WLAN SERIAL EEPROM



Table with 2 columns: Pin Number and Pin Name. Lists various pins like 50 G_0 MATCH, 50 G_1 MATCH, etc., and their corresponding functions.

OMIT_TABLE U3730 LBEE5ZZ1HP-049 LGA SYM 1 OF 3 CRITICAL 339S00404

DEBUG CONNECTORS



BOM_COST_GROUP=WIRELESS

WIFI/BT: MODULE 1. Apple Inc. 051-05198. Revision 6.0.0. Branch evt-3. Page 37 OF 150. Sheet 21 OF 109.

D

C

B

A

D


C

B


A

OMIT_TABLE U3730 LBEE5Z21HP-049 LGA SYM 2 OF 3 CRITICAL		OMIT_TABLE U3730 LBEE5Z21HP-049 LGA SYM 3 OF 3 CRITICAL	
4	154	233	309
7	155	234	310
10	156	235	311
13	157	236	312
27	158	237	313
31	160	238	314
43	162	239	315
45	164	240	316
46	165	241	317
47	166	242	318
48	167	243	319
50	168	244	320
51	169	245	321
64	170	246	322
66	171	247	323
71	172	248	324
73	173	249	325
75	174	250	326
77	175	251	327
80	176	252	328
86	177	253	329
88	178	254	330
90	179	255	331
92	180	256	332
101	181	257	333
102	182	258	334
103	183	259	335
104	184	260	336
105	185	261	337
106	186	262	338
107	187	263	339
108	188	264	340
109	189	265	341
110	190	266	342
111	191	267	343
112	192	268	344
113	193	269	345
114	194	270	346
115	195	271	347
116	196	272	348
117	197	273	349
118	198	274	350
119	199	275	351
120	200	276	352
121	201	277	353
122	202	278	354
123	203	279	355
125	204	280	356
126	205	281	357
127	206	282	358
128	207	283	359
129	208	284	360
130	209	285	361
131	210	286	362
132	211	287	363
133	212	288	364
134	213	289	365
135	214	290	366
136	215	291	367
137	216	292	368
138	217	293	369
139	218	294	370
140	219	295	371
141	220	296	372
142	221	297	373
143	222	298	374
144	223	299	375
145	224	300	376
146	225	301	377
147	226	302	378
148	227	303	379
149	228	304	380
150	229	305	381
151	230	306	382
152	231	307	383
153	232	308	384
			385


CORE0 DIPLEXER AND MATCHING



CORE1 DIPLEXER AND MATCHING






CORE2/Aux DIPLEXER AND MATCHING



PAGE TITLE		
WIFI/BT: MODULE 2		
		DRAWING NUMBER 051-05198
		REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH evt-3
		PAGE 38 OF 150
		SHEET 22 OF 109


Note 1) IPU represents SW configured state, not HW default



SYNC_MASTER=myEE		SYNC_DATE=03/01/2019	
PAGE TITLE SoC GPIO/SEP/USB/DDR/Test			
Apple Inc.		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IY ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	39 OF 150
		SHEET	23 OF 109

BOM_COST_GROUP=SOC


OMIT TABLE
CRITICAL



NC WLAN CONTEXT A	D3	AOP_FUNC[0]	
NC WLAN CONTEXT B	F4	AOP_FUNC[1]	
NC GYRO INT1	M6	AOP_FUNC[2]	(IPD)
NC GYRO INT2	D4	AOP_FUNC[3]	(IPD)
SE HOST WAKE R	F3	AOP_FUNC[4]	(IPU)
SOC PERST L	K6	AOP_FUNC[5]	(IPU)
NC ALTIMETER INT	E4	AOP_FUNC[6]	(IPD)
NC SPI GYRO CS L	J3	AOP_FUNC[7]	(IPD)
NC SPI ALTIMETER CS L	H6	AOP_FUNC[8]	
NC I2C AOP_SCL	N6	AOP_I2C0_SCL	
NC I2C AOP_SDA	G5	AOP_I2C0_SDA	


P6	PDM DMIC CLK0 R	1288
K2	PDM DMIC CLK1 R	1288
J6	TP SMC FIXTURE MODE L	7628
L6	NC PLICAM PROX INT L	7628
L5	NC PLICAM ROMEO B2B DETECT	7628
J5	PDM DMIC DATA0	4901
K4	PDM DMIC DATA1	4901
D2	NC SPI AOP SENSOR MOSI R	
F2	NC SPI AOP SENSOR CLK R	
E2	NC SPI AOP SENSOR MISO	

OMIT TABLE
CRITICAL




DFR TOUCH INT L	AL6	AON_GPIO0	
CPU SMC THRMTRIP L	A6E	AON_GPIO1	(IPU)
NC SMC GFX SELF THROTTLE	AT5	AON_GPIO2	(IPD)
NC SMC TOPBLK SWP L	AN4	AON_GPIO3	
XDP PRESENT L	AK4	AON_GPIO4	(IPD)
CODEC RESET L	AV5	AON_GPIO5	
BT DEV WAKE	AR3	AON_GPIO6	
NC PCIEDN WAKE L	AG6	AON_GPIO7	(IPU)
NC ENET LOW PWR	AU5	AON_GPIO8	
TPAD SPI INT L	AP2	AON_GPIO9	(IPU)
NC SDCONN STATE CHANGE L	AR4	AON_GPIO10	(IPU)
NC ENET MEDIA SENSE	AN3	AON_GPIO11	(IPD)
PMU INT L	AT6	AON_GPIO12	(IPU)
SPMI CLK R	AD6	AON_SPMI_SCL	
SPMI DATA R	AR2	AON_SPMI_SDATA	
PMU_CLK32K_SOC	AR5	RT_CLK32768	
SOC COLD RESET L	AK2	COLD_RESET*	
R4039	AK3	CFSB_AON	
PMU COLD RESET L			



AK6	SWD SOC SWCLK	1746 7704
AN5	SWD SOC SWDIO	1746 7704
AH6	TP JTAG SOC TDI	7704
AP4	TP JTAG SOC TDO	7704
AP6	TP JTAG SOC TRST L	7704
AC6	SOC JTAG SEL (DAF0, TAP1)	2467
AN2	SOC DOCK CONNECT	1903 2467 7704
AJ4	NC SWD WLAN SWDIO	7688
AH4	NC MESA MENUKEY L	7688
AJ2	NC SWD WLAN SWCLK	7688
AJ5	SOC WDOG	6206 7782 8047
AF6	AON SLEEP1 RESET L	2183



OMIT TABLE
CRITICAL



ESPI IO<0>	Y2	SMC_ESPI_I00	
ESPI IO<1>	U3	SMC_ESPI_I01	(IPD)
ESPI IO<2>	V4	SMC_ESPI_I02	(IPD)
ESPI IO<3>	U8	SMC_ESPI_I03	
ESPI CLK60M	U2	SMC_ESPI_CLK	(IPD)
ESPI CS L	V7	SMC_ESPI_CS*	(IPD)
ESPI RESET L	V6	SMC_ESPI_RESET*	(IPD)
SMC PECI RX	M5	SMC_PECI_IN	(IPD)
SMC PECI TX	T6	SMC_PECI_OUT	
SMC PCH PWROK	W7	FCH_PWROK	(IPU)
SMC PCH SYS PWROK	W8	SYS_PWROK	
SMC RSMRST L	W5	RSMRST*	(IPU)
SMC SYSRST L	W4	SYS_RESET*	(IPU)
PM SLP_S0 L	AA4	SLP_S0B	(IPD)
SMC PROCHOT L	R5	PROCHOT*	
PMU SYS ALIVE	AA6	SYS_ALIVE	
I2C UPC_SCL	M3	SMC_I2C0_SCL	
I2C UPC_SDA	J4	SMC_I2C0_SDA	
I2C SNS0_S0_SCL	N4	SMC_I2C1_SCL	
I2C SNS0_S0_SDA	P4	SMC_I2C1_SDA	
I2C SNS1_S0_SCL	U5	SMC_I2C2_SCL	
I2C SNS1_S0_SDA	M2	SMC_I2C2_SDA	
I2C DISP_SCL	U6	SMC_I2C3_SCL	
I2C DISP_SDA	R4	SMC_I2C3_SDA	
I2C PWR_SCL	P3	SMC_I2C4_SCL	
I2C PWR_SDA	T4	SMC_I2C4_SDA	
I2C SNS_G3S_SCL	R2	SMC_I2C5_SCL	
I2C SNS_G3S_SDA	P2	SMC_I2C5_SDA	
I2C SSD_SCL	R3	SMC_I2C6_SCL	(IPU)
I2C SSD_SDA	T2	SMC_I2C6_SDA	
SMC_UART0_RXD		SMC_UART0_RXD	
SMC_UART0_TXD		SMC_UART0_TXD	
SMC_PWM0	J2	SMC_FAN_0_PWM	
SMC_TACH0	L3	SMC_FAN_0_TACH	
SMC_PWM1	R6	SMC_FAN_1_PWM	
SMC_TACH1	L2	SMC_FAN_1_TACH	
SMC_PWM2	M4	NC SMC_LED_ONEWIRE	
SMC_ADC0	AG2	SMC_CPU_HS_ISENSE	4402
SMC_ADC1	AC4	SMC_PBUS_VSENSE	4402
SMC_ADC2	AH3	SMC_BMON_ISENSE	4402
SMC_ADC3	AD4	SMC_DCIN_ISENSE	4402
SMC_ADC4	AB6	SMC_DCIN_VSENSE	4402
SMC_ADC5	AH2	SMC_PP3V3_WLANBT_ISENSE	4402
SMC_ADC6	AG4	SMC_CPUVCCIN_ISENSE	4402
SMC_ADC7	AC5	SMC_CPUVCCIN_VSENSE	4402
REFM_ADC	AF4	PP1V25_SLP_S2R_SMC_AVREF	3146
REFM_ADC	AG3	GND_SMC_AVSS	
SMC_PWM0	J2	SMC_FAN_0_PWM	4406
SMC_TACH0	L3	SMC_FAN_0_TACH	1993 4406
SMC_PWM1	R6	SMC_FAN_1_PWM	4408
SMC_TACH1	L2	SMC_FAN_1_TACH	1993 4408
SMC_PWM2	M4	NC SMC_LED_ONEWIRE	7688
SMC_UART0_RXD	V4	SMC_DEBUGPRT_RX	1903 7704
SMC_UART0_TXD	V5	SMC_DEBUGPRT_TX	1903 7704
SMC_OUT0_TCK	AE3	SSD0_SWCLK	3288 6707 6807 6907 7007 7205
SMC_OUT0_TMS	AA5	SSD0_SWDIO	3288 6707 6807 6907 7007 7205
SMC_OUT1_TCK	AF2	NC SSD1_SWCLK_UART_R2D	7688
SMC_OUT1_TMS	AA7	NC SSD1_SWDIO_UART_D2R	7688



BOM_COST_GROUP=SOC

SoC AOP/AON/SMC


Apple Inc.

DRAMING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	40 OF 150	SHEET	24 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED


OMIT_TABLE

CRITICAL



OMIT_TABLE

CRITICAL



BOM_COST_GROUP=SOC

SYNC_MASTER=myEE SYNC_DATE=03/01/2019


PAGE TITLE: SoC ISP/I2C/UART/SPI/I2S

Apple Inc.



DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	41 OF 150	SHEET	25 OF 109

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I BY ALL RIGHTS RESERVED

OMIT TABLE CRITICAL



OMIT TABLE CRITICAL



BOM_COST_GROUP=SOC

SYNC_MASTER=myEE SYNC_DATE=03/01/2019

PAGE TITLE: SoC PCIe



Apple Inc.

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	42 OF 150		
SHEET	26 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED


Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3

7406 3208 PPVDDCPU AWAKE
0.625V - 1.06V
11.6A Max





VDD_CPU_SENSE N18 SOC VDDCPU SENSE 62C3 78D4
VSS_CPU_SENSE N17 NC SOC VSSCPU SENSE 76A8

7406 PPVDDCPUSRAM AWAKE
0.8V - 1.06V
0.9A Max



7406 3208 PPOV82_SLPDDR
5.6A Max



VDD_SOC_SENSE AD27 NC SOC VDDSOC SENSE 76A8
VSS_SENSE AD28 NC SOC VSSSOC SENSE 76A8

SYNC_MASTER=myEE		SYNC_DATE=03/01/2019	
PAGE TITLE			
SoC Power 1		DRAWING NUMBER	051-05198
		REVISION	6.0.0
		BRANCH	evt-3
		PAGE	43 OF 150
		SHEET	27 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

BOM_COST_GROUP=SOC

Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3

7484 PP0V9_SLPDDR
1.9A Max

7484 PP1V1_SLPDDR
0.86A Max

7484 PP1V1_SLPDDR
8mA Max

7484 PP1V1_SLPDDR
8mA Max

7484 PP1V1_SLPDDR
8mA Max

9mA Max
7484 PP0V9_SLPDDR

5mA Max
7484 PP0V9_SLPDDR

25mA Max
7484 PP0V9_SLPDDR

102mA Max
7484 PP0V8_SLPDDR







330mA Max
7484 2883 2883 PP0V9_SLPDDR

330mA Max
28A3 28A8 28B3 7484 PP0V9_SLPDDR


330mA Max
28A3 28A8 28B3 7484 PP0V9_SLPDDR

330mA Max
28A3 28A8 28B3 7484 PP0V9_SLPDDR

45mA Max
28A3 28A8 28B3 7484 PP0V9_SLPDDR



SYNC_MASTER=myEE		SYNC_DATE=03/01/2019	
PAGE TITLE			
SoC Power 2		DRAWING NUMBER	SIZE
Apple Inc.		051-05198	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	6.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	evt-3
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		PAGE	44 OF 150
BOM_COST_GROUP=SOC		SHEET	28 OF 109



SYNC_MASTER=myEE		SYNC_DATE=03/01/2019	
PAGE TITLE			
SoC Power 3		DRAWING NUMBER	SIZE
		051-05198	D
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-3
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	45 OF 150
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 109
I1 NOT TO REPRODUCE OR COPY IT			
I11 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART			
I1V ALL RIGHTS RESERVED			

BOM_COST_GROUP=SOC

D

C

B






A

D

C

B

A



SYNC_MASTER=myEE SYNC_DATE=03/01/2019


PAGE TITLE: SoC Ground

Apple Inc.


DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	46 OF 150		
SHEET	30 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
11 NOT TO REPRODUCE OR COPY IT
111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
1V ALL RIGHTS RESERVED


Boot Config



Board ID




Board Revision




SEP EEPROM


(Write: 0xA2, Read 0xA3)




THRMTRIP# Isolation




PECI Level Shifting



PCH PM Level Shifting




SoC ROM




SMC AVREF Supply

Footprint supports 353S01042 alternate



PROCHOT# Level Shifting


rdar://problem/34583713



PAGE TITLE		SoC Shared Support	
Apple Inc.		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-3
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 150
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I WILL NOT REPRODUCE OR COPY IT I WILL NOT REVEAL OR FURNISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		SHEET	31 OF 109


BOM_COST_GROUP=SOC

Alternate Feedback Sense




layer 5 short - for routing PCIe Up R2D AC Caps


(All Caps Except C4822, C4823)
GND_VOID=TRUE




GPIO Source Termination




SOC Overloaded GPIOs




Platform-Specific GPIOs



Project Specific Pull-Ups




Lid Detect Sensors




HPD KSF Comp Circuit

R4830 needs to be characterized and adjusted if necessary



PBUS Droop Circuit



BOM GROUP	BOM OPTIONS
BOARD_REV:000	
BOARD_REV:001	BOARDREV0
BOARD_REV:010	BOARDREV1
BOARD_REV:011	BOARDREV1, BOARDREV0
BOARD_REV:100	BOARDREV2
BOARD_REV:101	BOARDREV2, BOARDREV0
BOARD_REV:110	BOARDREV2, BOARDREV1
BOARD_REV:111	BOARDREV2, BOARDREV1, BOARDREV0

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARDID1, BOARDID2, BOARDID3, BOARDID4, BOARDID5

BOM_COST_GROUP=SOC

SoC Project Support

Apple Inc.

BRANCH NUMBER: 051-05198
REVISION: 6.0.0
BRANCH: evt-3
PAGE: 48 OF 150
SHEET: 32 OF 109


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

T151 FLEX CONNECTOR


ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

ESD Filters



PLUG (516S00115) - X434/ X435 Jumper
RECEPTACLE (516S00203) - MLB

ESD Filters




Output Voltage	16.0V +/- 2%
Iout (max avg)	6mA
OCP (min)	13 mA
Active Discharge	15 mA sink
Max Output Cap	0.5uF @ 16V

Mesa Power Sequencing Requirements

Power On: 1V8 -> 3V3 -> 16V0


MOJAVE 16V BOOST



Output Voltage	3.0V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	155mV
OCP (min)	250 mA
Active Discharge	280 Ohm Typ

3.0V MESA



EMC Filter



Output Voltage	1.825V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	50mV Typ @ 100mA
OCP (min)	250 mA
Active Discharge	230 Ohm Typ
Max Output Cap	10uF

1.8V MESA


EMC Filter



PAGE TITLE		
T151		
Apple Inc.	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	49 OF 150
	SHEET	33 OF 109

BOM_COST_GROUP=T151

VENUS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-15216	1	IC,SN100V,VENUS,DEV KEY,B2,S/M-M,MLCSP72	U5000	CRITICAL	SE:DEV_2019
338S00445	1	IC,SN100V,VENUS,PROD KEY,B2,SM-N,MLCSP72	U5000	CRITICAL	SE:PROD_2019


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
R5001	100K	1	UART SE R2D	2586	3406
R5002	100K	1	UART SE D2R	2586	3406
R5003	100K	1	UART SE R2D RTS L	2586	3406
R5004	100K	1	UART SE D2R CTS L	2586	3406
R5000	100K	1	SE CTLR FW DWLD	2306	3406
R5005	100K	1	SE DEV WAKE	2306	3406
R5006	100K	1	SE PWR EN	2306	3406

EXTRA PULLDOWN ADDED PER J152

BOM_COST_GROUP=SOC

Secure Element		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	50 OF 150
	SHEET	34 OF 109

T139 Support




Output Voltage	1.8V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	250mV
OCV (min)	250 mA
Active Discharge	280 Ohm Typ


Slew Rate	2.5V/ms
RDS(on)	40 mOhm Typ
	55 mOhm Max
Current	1A Max
Active Discharge	150 Ohm Typ

PAGE TITLE		
T139 Support		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	51 OF 150
	SHEET	35 OF 109


PCH S0 "SMBus 0" Connections




SMC I2C "3" S0 Connections




SMC I2C "4" G3H Connections




SMC I2C "5" G3S Connections




SMC I2C "1" S0 Connections




SMC I2C "6" G3H Connections




SMC I2C "2" S0 Connections



PCH I2C "0" G3H CONNECTIONS












SMC I2C "0" G3H CONNECTIONS



PAGE TITLE		
I2C Connections 1		
DRAWING NUMBER		SIZE
051-05198		D
REVISION		
6.0.0		
BRANCH		
evt-3		
PAGE		
52 OF 150		
SHEET		
36 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED




Device	SMC IF	ADDR. (8b)
ACE XA	I2C0	0X70/1
ACE XB	I2C0	0X7E/F
ACE TA	I2C0	0X40/1
ACE TB	I2C0	0X4E/F
NC.	I2C1	
Temp. Sensor Left	I2C2	0X90/1
Temp. Sensor Right	I2C2	0X96/7
Platform Thermal Sensor	I2C2	0X92/3
PCH	I2C2	0X88/9
TCON	I2C3	0X10-1F
Charger	I2C4	0X12/3
Battery	I2C4	0X16/7
Calpe	I2C4	0XE8/9
Trackpad	I2C5	0X98/9
EADC1	I2C5	0X10/1
EADC2	I2C5	0X12/3
SSD	I2C6	0XF2/3
	SoC IF	
Left Spkr Amp.(U6400)	I2C0	0XD8/9
Left Spkr Amp.(U6450)	I2C0	0XDA/B
Right Spkr Amp.(U6500)	I2C1	0XDC/D
Right Spkr Amp.(U6550)	I2C1	0XDE/F
Audio Codec	I2C2	0X90/1
ALS	I2C3	0X52/3
DFR Display	I2C4	0X98/9
DFR Touch	I2C4	0XA0/1
NC.	I2C5	
Spkr ID1	I2C6	
Spkr ID0	I2C6	
	SIP IF	
FT Camera	I2C0	0X6C/D
FHSi2	I2C0	0X90/1
NC.	I2C1	
	AOP IF	
NC.	I2C0	

PAGE TITLE		
I2C Connections 2		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	53 OF 150
	SHEET	37 OF 109


CPU High Side Current Sense (ICOR)

Gain: 50x, EDP: 13.36 A
 Rsense: 0.002 (R5400)
 Vsense: 26.72 mV, Range: 12.5 A
 SMC ADC: 00




PBUS Voltage Sense & Enable (VPOR)

Gain: 0.08896x
 Vnominal: 13.05 V, Range: 14.05 V
 SMC ADC: 01




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 2.36 A
 Rsense: 0.005 (R5410)
 Vsense: 11.8 mV, Range: 3 A
 MUX: A1




DC In Voltage Sense & Enable (VDOR)

Gain: 0.05827x
 Vnominal: 20 V, Range: 21.46 V
 SMC ADC: 04




DC-IN (AMON) Current Sense (IDOR)

Charger Gain: 20x, EDP: 4.6 A
 Rsense: 0.010 (R7020)
 SMC ADC: 03




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 100x, EDP: 3.62 A
 Rsense: 0.005 (R5440)
 Vsense: 18.1 mV, Range: 3 A
 MUX: A0




3.3V RTC High Side Current Sense (IR3R)

Gain: 200x, EDP: 2 A
 Rsense: 0.005 (R5420) or Rsense SHORT
 Vsense: 10 mV, Range: 4.1 A
 EADC1: CH4




Charger (BMON) Current Sense (IPBR)

Charger Gain: 12x, EDP: 20.83 A
 Rsense: 0.005 (R7060)
 SMC ADC: 02




LCD Backlight Current Sense (IBLR)

Gain: 200x, EDP: 0.75 A
 Rsense: 0.025 (R8400) or Rsense SHORT
 Vsense: 18.75 mV, Range: 0.82 A
 EADC1: CH0




Left AMP Current Sense (IALR)

Gain: 200x, EDP: 2.6 A
 Rsense: 0.005 (R54A0) or Rsense SHORT
 Vsense: 13 mV, Range: 4.1 A
 EADC1: CH1




PCH 1.8V PRIM Current Sense (ICPR)

Gain: 100x, EDP: 2.2 A
 Rsense: 0.005 (R54B0) or Rsense SHORT
 Vsense: 11 mV, Range: 3 A
 MUX: B3



NAND Current Sense (IHNR)

Gain: 100x, EDP: 1.34 A
 Rsense: 0.01 (R5460)
 Vsense: 13.4 mV, Range: 1.5 A
 MUX: A6



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S00085	1	RES,MP,78.7K,0.1A,50PPM,25V,1/20W,0201	R5498	CRITICAL	
103S00487	1	RES,TK,4.87KOHMS,0.1A,1/20W,0201	R5499	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,1LF	C54B9		LOADRC:NO

Power Sensors: High Side

Apple Inc.

DRAMING NUMBER: 051-05198

REVISION: 6.0.0

BRANCH: evt-3

PAGE: 54 OF 150


SHEET: 38 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED

BOM_COST_GROUP=SENSORS


CPU VCCIN_AUX 1.8V Current Sense (ICAC)

Gain: 100x, EDP: 19 A
 Rsense: 0.00075 (R7430)
 Vsense: 14.25 mV, Range: 20A
 MUX: B2




DDR 1.1V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 6.9 A
 Rsense: 0.002 (R8118)
 Vsense: 13.8 mV, Range: 7.5 A
 MUX: A4




CPU DDR 1.1V S3 (CPU Only) Current Sense (IMCC)

Gain: 500x, EDP: 3.5 A
 Rsense: 0.001 (R5510) or Rsense SHORT
 Vsense: 3.5 mV, Range: 3 A
 MUX: B2




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5519		LOADRC:NO
117S0008	0	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF			LOADRC:NO
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5539,C5549		LOADRC:NO

DFR Current Sense




WLANBT 1.8V Current Sense (IW2C)

Gain: 200x, EDP: 0.1 A
 Rsense: 0.1 (R5580) or Rsense SHORT
 Vsense: 10 mV, Range: 0.2 A
 EADC1:CH4



WLANBT 3.3V Current Sense (IW3C)


Gain: 163.3x, EDP: 1.504 A
 Rsense: 0.005 (R5530) or Rsense SHORT
 Vsense: 7.52 mV, Range: 1.53 A
 SMC ADC: 05



PAGE TITLE Power Sensors: Load Side		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		
BRANCH evt-3	PAGE 55 OF 150	SHEET 39 OF 109


BOM_COST_GROUP=SENSORS

Keyboard 3V Current Sense




Battery Discrete Current Sense (IPOR)

Gain: 100x. EDP: 8 A
 Rsense: 0.005 (R7060)
 Vsense: 40 mV, Range: 8.19 A
 EADC2: CH5




LCD Panel 3V Current Sense (ILDC)

Gain: 100x. EDP: 1 A
 RSENSE: 0.01 (R8520) or Rsense SHORT
 Vsense: 10 mV, Range: 1.5 A
 MUX: B0




Thunderbolt TBT Current Left (IULC)


Gain: 100x. EDP: 0.74 A
 Rsense: 0.02 (R5640) or Rsense SHORT
 Vsense: 14.8 mV, Range: 0.75 A
 MUX: B7



Thunderbolt TBT Current Right




Trackpad 3V Current Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5649,C5629		LOADRC:NO
117S0008	0	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF			LOADRC:NO
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	R5608,R5688		LOADRC:NO


CPU VCCIN Voltage Sense (VCVC)

SMC ADC: 20
 XW5680




CPU VCCIN_AUX Voltage Sense (VCAC)

SMC ADC: 21
 XW5600



ALS/Camera Current Sense (ICMC)




BOM_COST_GROUP=SENSORS

PAGE TITLE		
Power Sensors: Extended		
DRAWING NUMBER		051-05198
REVISION		6.0.0
BRANCH		evt-3
PAGE		56 OF 150
SHEET		40 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		


CALPE 3.3V INPUT Current Left (IP3C)

Gain: 50x, EDP: 10.124 A
 Rsense: 0.002 (R5780) or Rsense SHORT
 Vsense: 20.248 mV, Range: 12.5 A
 EADC1: CH7




CPU REG.5V Current Sense (IC5C)

Gain: 100x, EDP: 0.42 A
 Rsense: 0.05 (R5760) or Rsense SHORT
 Vsense: 21 mV, Range: 0.3 A
 MUX: A7




KB backlite Current Sense (IKBC)

Gain: 200x, EDP: 0.17 A
 Rsense: 0.05 (R5730) or Rsense SHORT
 Vsense: 8.5 mV, Range: 0.41 A
 EADC1: CH5




CPU VCCin Current Sense (ICVC)

Gain: 62.45x, EDP: 80 A
 Rsense: 3x of 0.00075 (R7410, R7420, R7430), Rsum: 0.00025
 Vsense: 20 mV, Range: 80.06 A
 MUX: B6




LPDDR 1.8V Current Sense (IM1C)

Gain: 500x, EDP: 0.17 A
 Rsense: 0.05 (R5720) or Rsense SHORT
 Vsense: 8.5 mV, Range: 0.16 A
 EADC1: CH7




USBC LEFT 5V Current Sense (IUL5)

Gain: 100x, EDP: 6.6 A
 Rsense: 0.002 (R3530_VXT)
 Vsense: 13.2 mV, Range: 7.5 A
 MUX: A2




USBC RIGHT 5V Current Sense (IUR5)

Gain: 100x, EDP: 6.6 A
 Rsense: 0.002 (R3530_VWR)
 Vsense: 13.2 mV, Range: 7.5 A
 MUX: B1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES_MTL FLIM,100K,1/16W,0201,SMD,LF	C5789,C5769		LOADRC:NO
117S0008	0	RES_MTL FLIM,100K,1/16W,0201,SMD,LF			LOADRC:NO
117S0008	1	RES_MTL FLIM,100K,1/16W,0201,SMD,LF	C5749		LOADRC:NO

EADC1



PAGE TITLE Power Sensors: Extended 2		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	
	BRANCH evt-3	
	PAGE 57 OF 150	
	SHEET 41 OF 109	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BOM_COST_GROUP=SENSORS

(Write: 0x10 Read: 0x11)


Thermal Sensor A
TBT/USB/DP Retimer Die
I2C Write: 0x90, I2C Read: 0x91

Thermal Diode: Retimer Die (TTXD)
Placement Note:
The P leg connects to THERMDA of Retimer
The N leg connects to pin K11.

Thermal Diode: Retimer Die (TTTD)
Placement Note:
The P leg connects to THERMDA of Retimer
The N leg connects to pin K11.

Thermal Diode: Retimer Die (TTWD)
Placement Note:
The P leg connects to THERMDA of Retimer
The N leg connects to pin K11.

Thermal Diode: Retimer Die (TTRD)
Placement Note:
The P leg connects to THERMDA of Retimer
The N leg connects to pin K11.



Thermal Sensor: Airflow Left (TaLC)
Placement Note:
Place U5850 on BOTTOM side, at lower corner
near left FAN.

Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Fin Stack Left, Fin Stack Right
U5870 I2C Address: TMP468 is 0x92/0x93.


Thermal Diode: Fin Stack Left (Th2H)
Placement Note:
Place Q5875, Airflow thermal indicator, above
the X100, on the TOP side.

Thermal Diode: Fin Stack Right (Th1H)
Placement Note:
Place Q5876 at corner near right Fan,
on the TOP side.

Thermal Diode: Memory Proximity (TM0P)
Placement Note:
Place Q5873 between two rows of Memory devices,
between channel A and B, on the BOTTOM side.

CPU PROXIMITY (TC0P)
Placement note:
Place Q5872 on TOP under CPU

Thermal Sensor: Airflow Right (TaRC)
Placement Note:
Place Q5874 on BOTTOM side, at lower corner
near right FAN.



Thermal Sensor: Wireless Proximity (TW0P)
Placement Note:
Place U5870 near U3730,
on the BOTTOM side.

BOM_COST_GROUP=SENSORS


PAGE TITLE		
Thermal Sensors		
DRAWING NUMBER		SIZE
051-05198		D
REVISION		
6.0.0		
BRANCH		
evt-3		
PAGE		
58 OF 150		
SHEET		
42 OF 109		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

Probe Points for Power Validation

Trackpad 5V Current Sense




LCD Panel 5V Current Sense



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES.MTL.FILM.100K.1/16W.0201.SMD.LF	C5969		LOADRC:NO


DDR VDDQ 0.6V Current Sense (IMQC)

Gain: 200x, EDP: 0.9 A
 Rsense: 0.005 (R5960) or Rsense SHORT
 Vsense: 4.5 mV, Range: 1.5 A
 MUX: B4




Ocarina Current Sense (IHCC)

Gain: 100x, EDP: 1.16 A
 Rsense: 0.01 (R5920)
 Vsense: 11.6 mV, Range: 1.5 A
 MUX: A5




MESA Current Sense (IIDC)

Gain: 200x, EDP: 0.176 A
 Rsense: 0.1 (R5900) or Rsense SHORT
 Vsense: 17.6 mV, Range: 0.2 A
 EADC1: CH6



EADC Current Sense

EDP: 6m A
 Rsense: 0.1 (R5950) or Rsense SHORT
 Vsense: 0.6 mV






TP5983	PLACE_SIDE=TOP
TP5984	PLACE_SIDE=TOP
TP5985	PLACE_SIDE=TOP
TP5986	PLACE_SIDE=TOP

BOM_COST_GROUP=SENSORS

PAGE TITLE Power Sensors:Extended 3		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH evt-3	PAGE 59 OF 150	
SHEET 43 OF 109		

FAN CONTROL



SMC ADC Assignments

3805	IN	SMC CPU HS ISENSE	==	SMC CPU HS ISENSE	OUT	2483
3801	IN	SMC PBUS VSENSE	==	SMC PBUS VSENSE	OUT	2483
38C1	IN	SMC BMON ISENSE	==	SMC BMON ISENSE	OUT	2483
38C1	IN	SMC DCIN ISENSE	==	SMC DCIN ISENSE	OUT	2483
38C1	IN	SMC DCIN VSENSE	==	SMC DCIN VSENSE	OUT	2483
38A4	IN	SMC PP3V3 WLANBT ISENSE	==	SMC PP3V3 WLANBT ISENSE	OUT	2483
4101	IN	SMC CPUVCCIN ISENSE	==	SMC CPUVCCIN ISENSE	OUT	2483
4082	IN	SMC CPUVCCIN VSENSE	==	SMC CPUVCCIN VSENSE	OUT	2483

KBL-U NB Assignments
 CPUPT ISNS | ADC5
 IACORE ISNS | ADC6

Desktop Assignments
 GPU_AUX | ADC0
 GPU_CORE | ADC1
 12V VSNS | ADC2
 12V ISNS | ADC3
 Same | ADC4-7

PMU ADC Assignments

3805	IN	PMU OTHER3V3 HI ISENSE	==	PMU OTHER3V3 HI ISENSE	OUT	6206
3805	IN	PMU OTHER5V HI ISENSE	==	PMU OTHER5V HI ISENSE	OUT	6206
4181	IN	PMU P5VUSBC XT ISENSE	==	PMU P5VUSBC XT ISENSE	OUT	6206
4105	IN	PMU CALPE ISENSE	==	PMU CALPE ISENSE	OUT	6206
3905	IN	PMU DDR1V2 ISENSE	==	PMU DDR1V2 ISENSE	OUT	6206
4385	IN	PMU OCARINA ISENSE	==	PMU OCARINA ISENSE	OUT	6206
38A5	IN	PMU SSDNAND ISENSE	==	PMU SSDNAND ISENSE	OUT	6206
41C5	IN	PMU CPUP5VREG ISENSE	==	PMU CPUP5VREG ISENSE	OUT	6206
		NC PMU AMUX AY	==	NC PMU AMUX AY	OUT	6206
4005	IN	PMU LCDPANEL ISENSE	==	PMU LCDPANEL ISENSE	OUT	6206
41A3	IN	PMU P5VUSBC WR ISENSE	==	PMU P5VUSBC WR ISENSE	OUT	6206
3905	IN	PMU CPUDDR ISENSE	==	PMU CPUDDR ISENSE	OUT	6206
38A2	IN	PMU PP1V8S5 ISENSE	==	PMU PP1V8S5 ISENSE	OUT	6206
4305	IN	PMU DDRVDDO ISENSE	==	PMU DDRVDDO ISENSE	OUT	6286
40A2	IN	PMU CPUVA VSENSE	==	PMU CPUVA VSENSE	OUT	6286
3901	IN	PMU CPUVA ISENSE	==	PMU CPUVA ISENSE	OUT	6286
40C1	IN	PMU TBT XT ISENSE	==	PMU TBT XT ISENSE	OUT	6286
		NC PMU AMUX BY	==	NC PMU AMUX BY	OUT	6286

PAGE TITLE		
Fans/SMC/AMUX Support		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	60 OF 150
	SHEET	44 OF 109

BOM_COST_GROUP=FAN

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

BOM_COST_GROUP=AUDIO

DESIGN: X502/DEV MLB U																					
LAST CHANGE: Wed Feb 18 17:12:24 2015																					
PAGE TITLE																					
Audio Placeholder																					
 Apple Inc.	<table border="1"> <tr> <td>DRAWING NUMBER</td> <td>051-05198</td> <td>SIZE</td> <td>D</td> </tr> <tr> <td>REVISION</td> <td colspan="3">6.0.0</td> </tr> <tr> <td>BRANCH</td> <td colspan="3">evt-3</td> </tr> <tr> <td>PAGE</td> <td colspan="3">62 OF 150</td> </tr> <tr> <td>SHEET</td> <td colspan="3">45 OF 109</td> </tr> </table>	DRAWING NUMBER	051-05198	SIZE	D	REVISION	6.0.0			BRANCH	evt-3			PAGE	62 OF 150			SHEET	45 OF 109		
DRAWING NUMBER	051-05198	SIZE	D																		
REVISION	6.0.0																				
BRANCH	evt-3																				
PAGE	62 OF 150																				
SHEET	45 OF 109																				
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																					

AUDIO JACK CODEC I2C ADDRESS		
AD1	AD0	ADDRESS
GND	GND	0x48 ---
GND	1.8V	0x49
1.8V	GND	0x4A
1.8V	1.8V	0x4B






DESIGN: X502/DEV MLB_U	
LAST CHANGE: Wed Feb 18 17:31:01 2015	
PAGE TITLE Audio Jack Codec	
	DRAWING NUMBER 051-05198
	REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH evt-3
	PAGE 63 OF 150
	SHEET 46 OF 109

BOM_COST_GROUP=AUDIO

2X MONO SPEAKER LEFT AMPLIFIERS

APN: 353S01252
GAIN: 0DBFS = xxVRMS



MODE PIN	I2C ADDR	CHANNEL
GND	0x31	L TW
470 to GND	0x32	L WF
470 to IOVDD	0x33	R TW
2K2 to GND	0x34	R WF
2K2 to IOVDD	0x35	
10K to GND	0x36	
10K to IOVDD	0x37	
47K to IOVDD	0x38	




BOM_COST_GROUP=AUDIO

PAGE TITLE		
Audio Left Amplifiers		
DRAWING NUMBER	051-05198	SIZE
REVISION	6.0.0	D
BRANCH	evt-3	
PAGE	64 OF 150	
SHEET	47 OF 109	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

2X MONO SPEAKER RIGHT AMPLIFIERS

APN: 353S01252
GAIN: 0DBFS = xxVRMS




MODE	PIN	I2C ADDR	CHANNEL
GND	0x31	L TW	
470 to GND	0x32	L WF	
470 to IOVDD	0x33	R TW	
2k2 to GND	0x34	R WF	
2k2 to IOVDD	0x35		
10k to GND	0x36		
10k to IOVDD	0x37		
47k to IOVDD	0x38		

BOM_COST_GROUP=AUDIO


PAGE TITLE		Audio Right Amplifiers	
DRAWING NUMBER		051-05198	SIZE
REVISION		6.0.0	D
BRANCH		evt-3	
PAGE		65 OF 150	
SHEET		48 OF 109	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED


DMIC Secure Disable



Digital Mic Flex Connector



Audio Jack Flex Connector




DESIGN: X502/DEV MLB U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Audio Flex Connectors		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	evt-3	
PAGE	66 OF 150	
SHEET	49 OF 109	


BOM_COST_GROUP=AUDIO

3.3V RSLOC ISOLATION KEYS/ASIC RESET

MEMBRANE ZIF CONNECTOR



KEYBOARD INTERFACE - IO EXPANDER



WRITE ADDRESS = 0X42
READ ADDRESS = 0X43

WRITE ADDRESS = 0X40
READ ADDRESS = 0X41

KBD_ID PIN	CONNECTION ON MEMBRANE KBD
ANSI	FLOAT
ISO	HIGH
JIS	GND

Apple Inc.		
DRAWING NUMBER 051-05198	SIZE D	
REVISION 6.0.0		
BRANCH evt-3		
PAGE 67 OF 150		
SHEET 50 OF 109		







NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=KEYBOARD

Trackpad Level Shifting

TPAD CONNECTOR


J6701
DF40C-50DS-0.4V-51
F-ST-SM



PAGE TITLE		KEYBOARD & TRACKPAD 2	
DRAWING NUMBER		051-05198	SIZE
REVISION		6.0.0	D
BRANCH		evt-3	
PAGE		68 OF 150	
SHEET		51 OF 109	

BOM_COST_GROUP=TRACKPAD

J79 Battery Hotbar Flex Pads




BMU POWER FLEX HOTBAR'd TO THE MLB:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-00566	1	PCBA, FLEX, BMU PWR, X362	J6950	CRITICAL	

APN: 518S0818



J6951
FP14A-6C-R11DL-B-3H
F-RT-SM



SMC Reset Circuit

Right Shift & Left Option Control followed by ON OFF button press.

Press switch to de-energize G3H rail on battery only.




Vout = 3.384V
6A Max Output
f = 1.25 MHz

$$V_{out} = 0.8 * (1 + \frac{R_{a}}{R_{b}}) = 3.384V$$

For tuning


PAGE TITLE		
DC-In & Battery Connectors		
	DRAWING NUMBER	SIZE
	051-05198	D
	REVISION	
	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		
BRANCH	evt-3	
PAGE	69 OF 150	
SHEET	52 OF 109	

BOM_COST_GROUP=PLATFORM POWER



DESIGN: X502/MLB																					
LAST CHANGE: Thu Mar 5 18:14:03 2015																					
PAGE TITLE																					
PBUS Supply & Battery Charger																					
	<table border="1"> <tr> <th>DRAWING NUMBER</th> <th>SIZE</th> </tr> <tr> <td>051-05198</td> <td>D</td> </tr> <tr> <th>REVISION</th> <td></td> </tr> <tr> <td>6.0.0</td> <td></td> </tr> <tr> <th>BRANCH</th> <td></td> </tr> <tr> <td>evt-3</td> <td></td> </tr> <tr> <th>PAGE</th> <td></td> </tr> <tr> <td>70 OF 150</td> <td></td> </tr> <tr> <th>SHEET</th> <td></td> </tr> <tr> <td>53 OF 109</td> <td></td> </tr> </table>	DRAWING NUMBER	SIZE	051-05198	D	REVISION		6.0.0		BRANCH		evt-3		PAGE		70 OF 150		SHEET		53 OF 109	
DRAWING NUMBER	SIZE																				
051-05198	D																				
REVISION																					
6.0.0																					
BRANCH																					
evt-3																					
PAGE																					
70 OF 150																					
SHEET																					
53 OF 109																					
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED																					


BOM_COST_GROUP=PLATFORM POWER



PAGE TITLE		IMVP9 IC	
Apple Inc.	DRAWING NUMBER	051-05198	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	71 OF 150
		SHEET	54 OF 109

BOM_COST_GROUP=CPU & CHIPSET

Vout = 0 - 1.8V
 IccMax = 80A
 F = 750kHz



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00519	3	IC,SIC621,DMOS,IMVP-8,60A,PQFN31,5X5	U7210, U7220, U7230	CRITICAL	


BOM_COST_GROUP=CPU & CHIPSET

IMVP9 POWER BLOCK

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	72 OF 150	SHEET	55 OF 109



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S00397	1	NFET, 30V, 39.3A, 2.19MOHM, 3.3x3.3 DFN8	Q7402	CRITICAL	

VOUT = 1.8V, 1.65V, 1.1V, 0.75V
 Freq = 750KHz
 Max OCP = 39.74A
 Nom OCP = 32.89A
 Min OCP = 26.51A
 IccMax = 22A



PCH		VOUT
VID1	VID0	
1	1	1.8
1	0	1.65
0	1	1.1
0	0	0.0

PAGE TITLE		
VR: VCCIN_AUX ISL		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	74 OF 150
	SHEET	56 OF 109

BOM_COST_GROUP=PLATFORM POWER

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

INTENTIONAL BLANK

PAGE TITLE		EMPTY	
 Apple Inc.	DRAWING NUMBER	051-05198	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3	
	PAGE	75 OF 150	
	SHEET	57 OF 109	

8

7

6


5

4

3

2


1



PAGE TITLE		Power - 5V 3.3V Supply	
DRAWING NUMBER		051-05198	
REVISION		6.0.0	
BRANCH		evt-3	
PAGE		76 OF 150	
SHEET		58 OF 109	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00182	1	IND_PWR, 2.2UH, 20%, 4.5A, 43MOHM, 4X4MM	L7600	CRITICAL	

BOM_COST_GROUP=PLATFORM POWER



Output voltage: 1.818 V
 Max peak current: 2.2 A
 Switching freq: 1250 kHz

$$V_{out} = 0.8V * (R_a + R_b) / R_b$$

PAGE TITLE		
VR: VCCPRIM_1P8		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	77 OF 150
	SHEET	59 OF 109

Note : Design based on Calpe ERS - D2449-A0-110-00_0v3.pdf (Radar# 24696002)
 System Block Diagram - T290 Power System Architecture .v9
 Optimize components for individual projects based on EDP(A)

CRITICAL
 OMIT_TABLE

D

D

C


C

B

B

A

A



Note : All Bucks are default Local Sense
 Buck 0,2,7,9 and 10 need to have option for Remote Sense for Future Use.

Supplied Current

BUCK3_SW1	T8	PP1V8 AWAKE	7488	0.3A
BUCK3_SW2	T11	PP1V8 SLPS2R PMUVDGGPIO	8144	0.3A
BUCK3_SW3	V11	NC PPBUCK3 SW3	6006	1.0A
BUCK3_SW4	V8	PP1V8 S3	7406	1.0A
BUCK3_SW5	R8	NC PPBUCK3 SW5	7406	0.5A
BUCK4_SW1	P6	NC		0.5A
BUCK6_SW1	R6	NC		0.3A
BUCK8_SW1	P13	NC PPBUCK8 SW1	7606	0.3A
BUCK8_SW2	R13	NC PPBUCK8 SW2	7606	0.3A


PMIC BUCKS AND SWs

Apple Inc.

DRAMING NUMBER: 051-05198
 REVISION: 6.0.0
 BRANCH: evt-3
 PAGE: 78 OF 150
 SHEET: 60 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

BOM_COST_GROUP=PLATFORM POWER



Max Current = 150mA
 Max Current = 10mA
 Max Current = 260mA

Max Current = 3A

Max Current = 300mA
 Max Current = 500mA

VIN RTC implementation
 may change between
 Desktops and Portables

Part : SLG5AP1668V
 R(ON) : 7.8 mohm (Typical) , 9.6 mohm (max)
 Current: 5.3A Max

SYNC_MASTER=mySE		SYNC_DATE=03/01/2019	
PAGE TITLE			
		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	79 OF 150
		SHEET	61 OF 109

D

D

C

C


B

B

A


A

CRITICAL



Caution : AMUX programmed with Gain 1 should not have inputs greater than 1.5V

VDD_HI Threshold Select



DRAWING NUMBER		051-05198	SIZE	D
REVISION		6.0.0		
BRANCH		evt-3		
PAGE		80 OF 150		
SHEET		62 OF 109		


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

VDD2 1.1V S3 VR


C8172~C8176 5x 33uF added per SPF
C8184~C8188 added per desense after SPF 5x addition

rdr57808314



VDDQ 0.6V S3 VR

Vout = 0.6V
0.9A MAX OUTPUT
F = 1 MHZ




$V_{out} = 0.6 * (1 + R_a/R_b) = 0.606V$

PAGE TITLE			
TBT 5V REGULATOR			
		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	81 OF 150
		SHEET	63 OF 109


BOM_COST_GROUP=PLATFORM POWER

Note: Load switches may be larger than necessary


3.3V G3 Standby Switch




1.8V G3 Standby Switch




5V Sensor Switch




1.8V Sensor Switch




PP1V8_G3S DISCHARGE




1.05 VCCSTG "SWITCH"



1.2V S0SW VCCPLL_OC Switch



1.05 VCCST SWITCH



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
131S00451	1	CAP,C0G,1.8NF,24,50V,0402	C8214	CRITICAL	

PAGE TITLE		Power FETs	
Apple Inc.		DRAWING NUMBER	051-05198
		REVISION	6.0.0
		BRANCH	evt-3
		PAGE	82 OF 150
		SHEET	64 OF 109

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
2 NOT TO REPRODUCE OR COPY IT
3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
4 ALL RIGHTS RESERVED

BOM_COST_GROUP=PLATFORM POWER

Power aliases required by this page:
 - =PPVIN_S0SW_LCDBKLT FET (9-12.6V LCD BACKLIGHT INPUT)
 - =PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0 ohm, 1A MAX,0402,SMD	L8420	CRITICAL	

D

C

B


A

D

C


B

A




PLATFORM_RESET NO LONGER GATES THE BKLT_EN AS BOTH COME FROM PCH NOW

LINE WIDTHS	PPBUS LINE WIDTHS	LCD BKLT LINE WIDTHS
PP5V_S0_BKLT_A MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVIN_S0SW_LCDBKLT_F MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	Lcdbklt_FET_DRV_R MIN LINE WIDTH=0.6000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
PP5V_S0_BKLT_D MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVIN_SW_LCDBKLT_SW MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
BKLT_SD MIN LINE WIDTH=0.2500 MIN NECK WIDTH=0.2000	PPVIN_S0SW_LCDBKLT_R MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVOUT_S0_LCDBKLT MIN LINE WIDTH=0.5000 MIN NECK WIDTH=0.1500 VOLTAGE=5V
	PPVIN_S0SW_LCDBKLT MIN LINE WIDTH=0.1500 MIN NECK WIDTH=0.2000 VOLTAGE=12.5V MAKE_BASE=TRUE	PPVOUT_S0_LCDBKLT_F MIN LINE WIDTH=0.1500 MIN NECK WIDTH=0.1500 VOLTAGE=5V



J214 DISPLAY
 Vout = 46V Typ, 55V Max
 Iout = 0.12A Typ, 0.15A Max
 Fs = 625kHz Typ (+/- 7%)



BOM_COST_GROUP=DISPLAY

PAGE TITLE		LCD Backlight Driver	
Apple Inc.		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	84 OF 150
		SHEET	65 OF 109

LCD PANEL INTERFACE (eDP) + Camera (MIPI)

D

D

C


C

B

B


A

A




Camera Secure Disable

LCD Panel HPD & AUX strapping



HOST SIDE




S	OUTPUT
L	Camera Disable
H	Camera Enable

Alternate: OnSemi FSA642 (353S01346)

BOM_COST_GROUP=DISPLAY

PAGE TITLE		
eDP Display Connector		
		DRAWING NUMBER 051-05198
Apple Inc.		REVISION 6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH evt-3
		PAGE 85 OF 150
		SHEET 66 OF 109

S4E0



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0279	1	RES, 3.0100M, 1%, 1/20W, 0201	R8604	CRITICAL	SSD:54E
998-16042	1	RES, 2000M, 0.1%, 1/20W, 0201	R8604	CRITICAL	SSD:55E
118S0011	1	RES, 1000M, 1%, 1/20W, 0201	R8606	CRITICAL	SSD:54E
118S0273	1	RES, 3000M, 1%, 1/20W, 0201	R8606	CRITICAL	SSD:55E
117S0201	3	RES, 00M, 1/20W, 0201	R8610, R8611, R8683	CRITICAL	SSD:54E
155S00161	2	RES, 80, 1000M, 0.5% DCB, 0201	R8610, R8683	CRITICAL	SSD:55E
118S0794	1	RES, MF, 2.0M, 1%, 1/20W, 0201	R8611	CRITICAL	SSD:55E
998-16042	1	RES, 2000M, 0.1%, 1/20W, 0201	R8604	CRITICAL	SSD:55E_1V2
118S0273	1	RES, 3000M, 1%, 1/20W, 0201	R8606	CRITICAL	SSD:55E_1V2
155S00161	2	RES, 80, 1000M, 0.5% DCB, 0201	R8610, R8683	CRITICAL	SSD:55E_1V2
118S0794	1	RES, MF, 2.0M, 1%, 1/20W, 0201	R8611	CRITICAL	SSD:55E_1V2
131S00003	1	CAP, CER, 100P, 1%, 33V, COG, 0201	C8651	CRITICAL	SSD:55E_1V2
131S00003	1	CAP, CER, 100P, 5%, 25V, COG, 0201	C8651	CRITICAL	SSD:55E

Apple Inc. S4E<0>

Apple logo

051-05198

6.0.0


evt-3

86 OF 150


67 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/II NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I/IV ALL RIGHTS RESERVED

VCC CAP



S4E1





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0279	1	RES, 3.333333333, 1/20W, 0201	R8704	CRITICAL	SSD0_S4E
998-16042	1	RES, 2000M, 0.1A, 1/20W, 0201	R8704	CRITICAL	SSD0_S5E
118S0011	1	RES, 1000M, 1A, 1/20W, 0201	R8706	CRITICAL	SSD0_S4E
118S0273	1	RES, 1000M, 1A, 1/20W, 0201	R8706	CRITICAL	SSD0_S5E
117S0201	3	RES, 500M, 1/20W, 0201	R8710, R8711, R8783	CRITICAL	SSD0_S4E
155S00161	2	FERR, 80, 1000M, 0.55 DCR, 0201	R8710, R8783	CRITICAL	SSD0_S5E
118S0794	1	RES, 50, 2 OHM, 1A, 1/20W, 0201	R8711	CRITICAL	SSD0_S5E
998-16042	1	RES, 2000M, 0.1A, 1/20W, 0201	R8704	CRITICAL	SSD0_S5E_LV2
118S0273	1	RES, 1000M, 1A, 1/20W, 0201	R8706	CRITICAL	SSD0_S5E_LV2
155S00161	2	FERR, 80, 1000M, 0.55 DCR, 0201	R8710, R8783	CRITICAL	SSD0_S5E_LV2
118S0794	1	RES, 50, 2 OHM, 1A, 1/20W, 0201	R8711	CRITICAL	SSD0_S5E_LV2
131S00003	1	CAP, CER, 100P, 1A, 25V, COG, 0201	C8785	CRITICAL	SSD0_S5E
131S00003	1	CAP, CER, 100P, 1A, 25V, COG, 0201	C8785	CRITICAL	SSD0_S5E_LV2

Apple Inc. S4E<1>


DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	87 OF 150		
SHEET	68 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

S4E2



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0279	1	RES, 3.000M, 1%, 1/20W, 0201	R8804	CRITICAL	SSD:S4E
998-16042	1	RES, 2000M, 0.1%, 1/20W, 0201	R8804	CRITICAL	SSD:S5E
118S0011	1	RES, 1000M, 1%, 1/20W, 0201	R8806	CRITICAL	SSD:S4E
118S0273	1	RES, 3000M, 1%, 1/20W, 0201	R8806	CRITICAL	SSD:S5E
117S0201	3	RES, 00M, 1/20W, 0201	R8810, R8811, R8883	CRITICAL	SSD:S4E
155S00161	2	FERR, 80, 100M, 0.5% DCR, 0201	R8810, R8883	CRITICAL	SSD:S5E
118S0794	1	RES, MF, 2, 0M, 1%, 1/20W, 0201	R8811	CRITICAL	SSD:S5E
998-16042	1	RES, 2000M, 0.1%, 1/20W, 0201	R8804	CRITICAL	SSD:S5E_LV2
118S0273	1	RES, 3000M, 1%, 1/20W, 0201	R8806	CRITICAL	SSD:S5E_LV2
155S00161	2	FERR, 80, 100M, 0.5% DCR, 0201	R8810, R8883	CRITICAL	SSD:S5E_LV2
118S0794	1	RES, MF, 2, 0M, 1%, 1/20W, 0201	R8811	CRITICAL	SSD:S5E_LV2
131S00003	1	CAP, CER, 10PF, 1%, 25V, COG, 0201	C8885	CRITICAL	SSD:S5E_LV2
131S00003	1	CAP, CER, 10PF, 1%, 25V, COG, 0201	C8885	CRITICAL	SSD:S5E



Apple Inc.

S4E<2>

DRAWING NUMBER: 051-05198

REVISION: 6.0.0


BRANCH: evt-3

PAGE: 88 OF 150


SHEET: 69 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

S4E3



S4E VDDIO



VCC CAP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0279	1	RES, 3.0000M, 0.1, 1/20W, 0201	R8904	CRITICAL	SSD:S4E
998-16042	1	RES, 2000M, 0.1, 1/20W, 0201	R8904	CRITICAL	SSD:S5E
118S0011	1	RES, 1000M, 0.1, 1/20W, 0201	R8906	CRITICAL	SSD:S4E
118S0273	1	RES, 1000M, 0.1, 1/20W, 0201	R8906	CRITICAL	SSD:S5E
117S0201	3	RES, 500M, 0.1, 1/20W, 0201	R8910, R8911, R8983	CRITICAL	SSD:S4E
155S00161	2	FERM 80, 1000M, 0.55, 0.5, 0201	R8910, R8983	CRITICAL	SSD:S5E
118S0794	1	RES, 200M, 0.1, 1/20W, 0201	R8911	CRITICAL	SSD:S5E
998-16042	1	RES, 2000M, 0.1, 1/20W, 0201	R8904	CRITICAL	SSD:S5E_LV2
118S0273	1	RES, 1000M, 0.1, 1/20W, 0201	R8906	CRITICAL	SSD:S5E_LV2
155S00161	2	FERM 80, 1000M, 0.55, 0.5, 0201	R8910, R8983	CRITICAL	SSD:S5E_LV2
118S0794	1	RES, 200M, 0.1, 1/20W, 0201	R8911	CRITICAL	SSD:S5E_LV2
131S00003	1	CAP, CER, 100P, 0.1, 25V, 0201	C8985	CRITICAL	SSD:S5E_LV2
131S00003	1	CAP, CER, 100P, 0.1, 25V, 0201	C8985	CRITICAL	SSD:S5E


S4E<3>

Apple Inc.

DRAWING NUMBER	051-05198
REVISION	6.0.0
BRANCH	evt-3
PAGE	89 OF 150
SHEET	70 OF 109



NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=SSD



PLACE C9000-C9002 NEAR OCARINA PINS E7/E8
 PLACE C9003-C9005 NEAR OCARINA PINS A7/A8
 PLACE C9006 NEAR OCARINA PIN B4

OCARINA I2C BASE ADDRESS
 STG0: F2
 STG1: F0




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
117S0201	2	RES, NP, 1A, MAX, 0.008M, 5A, 0201, BLACK	R9012, R9017	CRITICAL	SSD:S4E
117S0201	2	RES, NP, 1A, MAX, 0.008M, 5A, 0201, BLACK	R9012, R9017	CRITICAL	SSD:S5E
107S0118	1	RES, FILM, 5.00000M, 1W, 1%, 1206	R9015	CRITICAL	SSD:S4E
107S0118	1	RES, FILM, 5.00000M, 1W, 1%, 1206	R9015	CRITICAL	SSD:S5E

PAGE TITLE
OCARINA PMIC & NAND VCC VR

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	90 OF 150	SHEET	71 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

SSD0



PAGE TITLE		SSD Support	
	DRAWING NUMBER	051-05198	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	96 OF 150
		SHEET	72 OF 109

BOM_COST_GROUP=SSD

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A


BOM_COST_GROUP=GRAPHICS

PAGE TITLE			Display Mux		
DRAWING NUMBER		051-05198	SIZE	D	
REVISION			6.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	evt-3	
			PAGE	98 OF 150	
			SHEET	73 OF 109	



Digital Ground
 GND
 VOLTAGE=0V
 MIN_LINE_WIDTH=0.0600
 MIN_NECK_WIDTH=0.0700

PAGE TITLE		
Power Aliases - 1		
	DRAWING NUMBER	051-05198
	SIZE	D
REVISION		
6.0.0		
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	evt-3	
PAGE	120 OF 150	
SHEET	74 OF 109	



PAGE TITLE		Power Aliases - 1	
	DRAWING NUMBER	051-05198	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-3
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	121 OF 150
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 109
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART			
I I I ALL RIGHTS RESERVED			

Unused SoC Signals

TP SoC Signals


TP points with NO_TEST=1

Table of unused SoC signals including NC ALTIMETER INT, NC DISP GCON INT L, NC DFR TOUCH RSV, etc.

Table of TP SoC signals including TP SMC FIXTURE MODE L, TP SOC DEBUGPRT RX, TP SOC DEBUGPRT TX, etc.

Table of TP points with NO_TEST=1 including NC_TP_PCH_GPP_R6, NC_TP_PCH_GPP_R5, NC_TP_PCH_GPP_H5, etc.


SoC Aliases



Unused PMIC Signals

Table of unused PMIC signals including NC CHGR AUX OK, NC GPU THRMTRIP, NC PVCCEPIO EDRAM PGOOD, etc.

PMIC Aliases



used SoC Signals

Table of used SoC signals including SE_HOST_WAKE_R.

Unused SoC Signals cont'd

Table of unused SoC signals including NC_TBT_WAKE_L.

NC nets with test points

Table of NC nets with test points including TP_BMON_IOUT.

D

C

B

A

D

C

B

A

Signal Aliases metadata box containing Apple logo, drawing number 051-05198, revision 6.0.0, and a notice of proprietary property.

Functional Test Points

J4900 - Mesa Connector

J8500 - eDP Connector

DFU/SOC/FCT DMM/Power Sequence

J5110 - DFR Display Connector

Table with 3 columns: Pin number, Pin name, and Test point details.

Table with 3 columns: Pin number, Pin name, and Test point details for J4900.

Table with 3 columns: Pin number, Pin name, and Test point details for J8500.




Table with 3 columns: Pin number, Pin name, and Test point details for DFU/SOC/FCT DMM/Power Sequence.

J5100 - DFR Touch Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J5100.

Table with 3 columns: Pin number, Pin name, and Test point details for J6640 - MIC Connector.

Table with 3 columns: Pin number, Pin name, and Test point details for J6400 - Left Tweeter Connector.




Table with 3 columns: Pin number, Pin name, and Test point details for DFU/SOC/FCT DISCHARGE.

J6700 - Keyboard Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6700.

Table with 3 columns: Pin number, Pin name, and Test point details for J6450 - Left Woofer Connector.

J3300 - Left USB-C Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J3300.




Table with 3 columns: Pin number, Pin name, and Test point details for DFU/SOC/FCT DISCHARGE.

J6701 - Trackpad Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6701.

Table with 3 columns: Pin number, Pin name, and Test point details for J6700 - Keyboard Connector Cont'd.

JB500 - Right USB-C Connector

Table with 3 columns: Pin number, Pin name, and Test point details for JB500.




Table with 3 columns: Pin number, Pin name, and Test point details for Memory Power.

J6600 - Audio Jack Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6600.

Table with 3 columns: Pin number, Pin name, and Test point details for J6500 - Right Tweeter Connector.

J6000 & J6001 - Fan

Table with 3 columns: Pin number, Pin name, and Test point details for J6000 & J6001.




Table with 3 columns: Pin number, Pin name, and Test point details for Wireless/BT Power.

J6701 - Trackpad Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6701.

Table with 3 columns: Pin number, Pin name, and Test point details for J6550 - Right Woofer Connector.

J8400 - J8402 - KBD BLC

Table with 3 columns: Pin number, Pin name, and Test point details for J8400 - J8402 - KBD BLC.




Table with 3 columns: Pin number, Pin name, and Test point details for Hall Effect.

J6701 - Trackpad Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6701.

Table with 3 columns: Pin number, Pin name, and Test point details for J6950 - Battery Connector.

J6951 - Battery Sense Connector

Table with 3 columns: Pin number, Pin name, and Test point details for J6951.




Table with 3 columns: Pin number, Pin name, and Test point details for FCT request.

D

C

B

A



D

C

B


A

Apple Inc. logo and document metadata including title 'ICT FCT 1', drawing number '051-05198', revision '6.0.0', and page '124 OF 150'.



SAR Fusion Sensor Debug removed


AUDIO CODEC




SOC SENSE




ACE-TR AUX/LS




SoC PPs




WIRELESS PPs




PMIC Switch Nodes




PMIC GPIOs




Probe Block Grid - DFU/SOC



PAGE TITLE		ICT FCT 2	
DRAWING NUMBER		051-05198	SIZE
REVISION		6.0.0	D
BRANCH		evt-3	
PAGE		125 OF 150	
SHEET		78 OF 109	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			








PAGE TITLE		SYNC_MASTER=MY/E		SYNC_DATE=03/01/2019	
Desense Capacitors 1			DRAWING NUMBER	051-05198	SIZE
			REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			BRANCH	evt-3	
			PAGE	127 OF 150	
			SHEET	79 OF 109	
			BOM_COST_GROUP=WIRELESS		



SYMC_MASTER=mySE		SYMC_DATE=03/01/2019	
PAGE TITLE			
Desense Capacitors 2			
	DRAWING NUMBER	051-05198	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	128 OF 150
		SHEET	80 OF 109



BOM_COST_GROUP=WIRELESS

Debug Power "Buttons"




Power State Debug LEDs

(For development only)




System State LEDs

See color table on next page



SOC State LEDs



BOM_COST_GROUP=DEBUG

PAGE TITLE		DEV SUPPORT 1	
DRAWING NUMBER		051-05198	SIZE
REVISION		6.0.0	D
BRANCH		evt-3	
PAGE		140 OF 150	
SHEET		81 OF 109	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

DEBUG LED STATUS TABLE

DE000

LED COLOR	SYSTEM STATE	SOC STATE	CPU STATE
Breathing RED	SHUTDOWN (G3H)	SLPS2R	OFF
RED	Standby (G3S)	SLPS2R	OFF
YELLOW	Standby (G3S)	AWAKE	OFF
WHITE	SLEEP	SLPS2R	S0i
BLUE	SLEEP	AWAKE	S0i
GREEN	ACTIVE	AWAKE	S0
Magenta	INVALID	INVALID	INVALID

DE001

LED COLOR	SOC STATE
RED	SLPS2R
YELLOW	SLPDDR
WHITE	AWAKE

GREEN LEDS

x86 State

LED STATE	S5	S4	S3	S0i	S0
SLP_S5#		ON	ON	ON	ON
SLP_S4#			ON	ON	ON
SLP_S3#				ON	ON
SLP_S0#	ON				ON

Obsolete

UE020 SAK Truth Table:

PMU_ACT_RDY	INPUTS				OUTPUTS (OD)			
	SLP_SCFET_EN	SLP_S0_L	VDDQ_EN	1V8G3S_EN	R	G	B	COLOR
0	0	0	0	0	BLINK	1	1	Blinking Red
0	0	0	0	1	0	1	1	Red
0	0	0	1	0	0	1	0	Magenta
0	0	0	1	1	0	0	0	White
0	0	1	0	0	0	1	0	Magenta
0	0	1	0	1	0	1	0	Magenta
0	0	1	1	0	0	1	0	Magenta
0	0	1	1	1	0	1	0	Magenta
0	1	0	0	0	0	1	0	Magenta
0	1	0	0	1	0	1	0	Magenta
0	1	0	1	0	0	1	0	Magenta
0	1	0	1	1	0	1	0	Magenta
0	1	1	0	0	0	1	0	Magenta
0	1	1	0	1	0	1	0	Magenta
0	1	1	1	0	0	1	0	Magenta
0	1	1	1	1	0	1	0	Magenta
1	0	0	0	0	0	1	0	Magenta
1	0	0	0	1	0	1	0	Magenta
1	0	0	1	0	0	1	0	Magenta
1	0	0	1	1	0	1	0	Magenta
1	0	1	0	0	0	1	0	Magenta
1	0	1	0	1	0	1	0	Magenta
1	0	1	1	0	0	1	0	Magenta
1	0	1	1	1	0	1	0	Magenta
1	1	0	0	0	BLINK	0	1	Blinking Green & Yellow
1	1	0	0	1	0	0	1	Yellow
1	1	0	1	0	0	1	0	Magenta
1	1	0	1	1	1	1	0	Blue
1	1	1	0	0	0	1	0	Magenta
1	1	1	0	1	0	1	0	Magenta
1	1	1	1	0	0	1	0	Magenta
1	1	1	1	1	1	0	1	Magenta
1	1	1	1	1	1	0	1	Green

SYNC_MASTER=myEE SYNC_DATE=03/01/2019

PAGE TITLE		
Dev Support 2		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	141 OF 150
	SHEET	82 OF 109

BOM Variants

EVT BOM release CPU:PRQ-BST

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Contains multiple rows of BOM variants for CPU:PRQ-BST.

EVT BOM release CPU:PRQ-BST

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Contains multiple rows of BOM variants for CPU:PRQ-BST.

EVT BOM release 998 NAND

Table with 3 columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Contains multiple rows of BOM variants for 998 NAND.

Technical drawing header and footer including 'BOM Variants 1', Apple Inc. logo, and revision information.

D

D

C

C

B

B

A

A

LBU-prod
Ma-01
Ma-03
Ma-02/C1/C2

8

7

6

5

4

3

2

1

Alternate Parts System EE

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains various component data for System EE.

System EE

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for System EE.

Keyboard

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for Keyboard. Includes external notes like Q6710 etc.

Audio

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for Audio.

BLC

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for BLC.

WIRELESS

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for Wireless.

USBC BLOCK

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for USBC BLOCK.

DC-DC

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for DC-DC.

POLY CAP ALTs

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for POLY CAP ALTs.

System EE

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Contains component data for System EE.

D

D

C

C

B

B

A

A

Alternates BOM Table title block containing Apple Inc. logo, drawing number 051-05198, revision 6.0.0, and a notice of proprietary property.

8

7

6

5

4

3

2

1

NAND U8600

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include part numbers like 998-17175, 998-17176, 998-16394, etc.

256G STALE
256G STALE
256G STALE
256G STALE
512G 998
512G 998
512G 998
512G 998

NAND U8700

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include part numbers like 998-17175, 998-17176, 998-16394, etc.

256G STALE
256G STALE
256G STALE
256G STALE
512G 998
512G 998
512G 998
512G 998

D

D

NAND U8800

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include part numbers like 998-17175, 998-17176, 998-16394, etc.

256G STALE
256G STALE
256G STALE
256G STALE
512G 998
512G 998
512G 998
512G 998

NAND U8900

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include part numbers like 998-17175, 998-17176, 998-16394, etc.

256G STALE
256G STALE
256G STALE
256G STALE
512G 998
512G 998
512G 998
512G 998

C

C

B

B

NAND/SOC Configs

Table with columns: BOM GROUP, BOM OPTIONS. Rows include configurations like NANDCFG:TS_512G_S4E, NANDCFG:WD_512G_S4E, etc.

256G STALE starting P1B

Table with columns: BOM GROUP, BOM OPTIONS. Rows include configurations like NANDCFG:TS_256G_SUB1_S4E, NANDCFG:HY_256G_SUB1_S4E, etc.

998 NAND/SOC Configs

Table with columns: BOM GROUP, BOM OPTIONS. Rows include configurations like NANDCFG:TS_512G_SUB1_S4E, NANDCFG:TS_512G_SUB2_S4E, etc.

A

A

Apple logo and title: NAND BOM Config/Groups. Includes revision number 051-05198, revision 6.0.0, branch evt-3, page 149 OF 150, sheet 86 OF 109.

Confluence:

<https://confluence.apple.com/confluence/display/J214EE/Mac+HW+EE+Home>

Kismet:

<AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J214>

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>

Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

J214 HW Radar:

```

<rdar://component/XXXXXX> J214 HW EE | Proto 0
<rdar://component/XXXXXX> J214 HW EE BOM | Proto 0
<rdar://component/XXXXXX> J214 HW EE Characterization | Proto 0
<rdar://component/XXXXXX> J214 HW EE Layout | Proto 0
<rdar://component/XXXXXX> J214 HW EE Schematic | Proto 0
<rdar://component/XXXXXX> J214 HW EE SI | Proto 0


```

Other Info:



Page Allocations - box file

BLOCK Table


SOURCE PROJECT	SUB-DESIGN NAME	VERSION	HARD/ SOFT	SYNC_DATE/TIME
J214.MHIR_MARATHE	MLB_WELL.LPDDR4X	1.9.2	S	2019_09_25_18:49:11
J214.ASARHANNNEJAD	MLB_WELL.USBC	5.0.8	S	2019_12_10_14:41:47
J214.ASARHANNNEJAD	MLB_WELL.USBC_CONNECTOR	5.0.8	S	2019_12_10_14:42:14
J214.ASARHANNNEJAD	MLB_WELL.USBC_SW	5.0.8	S	2019_12_10_14:42:37
J214.ASARHANNNEJAD	MLB_WELL.USBC_VR	5.0.8	S	2019_12_10_14:43:28
J214.ASARHANNNEJAD	MLB_WELL.ACE2BBR	5.0.8	S	2019_12_10_14:43:02

PAGE TITLE			References		
 Apple Inc.	DRAWING NUMBER	051-05198	SIZE	D	
	REVISION	6.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3			
	PAGE	150 OF 150			
	SHEET	87 OF 109			

LPDDR4x SUB CHANNEL





H9HCNNFAMMLRR 3.3.23 NOTE 4: ODT_CA PIN IGNORED BY LPDDR4x DEVICES, CONNECT TO VALID-LOGIC LEVEL EITHER VDD2 OR VSS




SYNC_MASTER=J79A_MLB		SYNC_DATE=01/31/2017	
PAGE TITLE			
		LPDDR4x Sub-Channel	
DRAWING NUMBER		SIZE	
051-05198		D	
REVISION		6.0.0	
BRANCH		evt-3	
PAGE		1 OF 1	
SHEET		88 OF 109	

BOM_COST_GROUP=DRAM

LPDDR4x SUB CHANNEL





H9HCNNFAMMLRR 3.3.23 NOTE 4: ODT_CA PIN IGNORED BY LPDDR4x DEVICES, CONNECT TO VALID-LOGIC LEVEL EITHER VDD2 OR VSS




SYNC_MASTER=J79A_MLB		SYNC_DATE=01/31/2017	
PAGE TITLE LPDDR4x Sub-Channel			
		DRAWING NUMBER	051-05198
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-3
		PAGE	1 OF 1
		SHEET	89 OF 109

BOM_COST_GROUP=DRAM

LPDDR4x SUB CHANNEL





H9HCNNFAMMLRR 3.3.23 NOTE 4: ODT_CA PIN IGNORED BY LPDDR4x DEVICES, CONNECT TO VALID-LOGIC LEVEL EITHER VDD2 OR VSS




SYNC_MASTER=J79A_MLB		SYNC_DATE=01/31/2017	
PAGE TITLE			
LPDDR4x Sub-Channel		DRAWING NUMBER	SIZE
		051-05198	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	evt-3
		PAGE	1 OF 1
		SHEET	90 OF 109

BOM_COST_GROUP=DRAM

LPDDR4x SUB CHANNEL






H9HCNNFAMMLRR 3.3.23 NOTE 4: ODT_CA PIN IGNORED BY LPDDR4x DEVICES, CONNECT TO VALID-LOGIC LEVEL EITHER VDD2 OR VSS






SYNC_MASTER=J79A_MLB		SYNC_DATE=01/31/2017	
PAGE TITLE LPDDR4x Sub-Channel			
DRAWING NUMBER 051-05198		SIZE D	
REVISION 6.0.0		BRANCH evt-3	
PAGE 1 OF 1		SHEET 91 OF 109	

BOM_COST_GROUP=DRAM



		DRAWING NUMBER 051-05198	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		REVISION 6.0.0	BRANCH evt-3
BOM_COST_GROUP=TBTT		PAGE 1 OF 4	SHEET 92 OF 109



PAGE TITLE		DRAWING NUMBER	
USB-C COMM + DEBUG W-R		051-05198	
Apple Inc.		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		evt-3	
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
2 TO REPRODUCE OR COPY IT		2 OF 4	
3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
4 ALL RIGHTS RESERVED		93 OF 109	

BOM_COST_GROUP=TBT

D

C

B



A

D

C

B

A




LAST CHANGE: Wed Apr 1 22:57:37 2015		
PAGE TITLE USB-C CONNECTOR		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH evt-3	PAGE 3 OF 4	SHEET 94 OF 109

D

C

B


A




SYMC_MASTER+190 icl yn		SYNC_DATE=02/01/2018	
PAGE TITLE			
USB-C VRs AND POWER			
		DRAWING NUMBER	SIZE
		051-05198	D
		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		evt-3	
		PAGE	4 OF 4
		SHEET	95 OF 109

USBC HIGH-SPEED 1 AC COUPLING

BURNSIDE BRIDGE I2C ADDRESS = 0x18



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138S00035	4	CAP., CER., 200P, 20V, 2.5V, X6S, NR2TL, 0402	C2862, C2863, C2864, C2865	CRITICAL	



BURNSIDE BRIDGE

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	1 OF 2		
SHEET	96 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

ACE2 USB-C PORT CONTROLLER (UPC)

FUSES FOR UPC

CRITICAL
0603-1

F3100_W

6A-32V

PLACE_NEAR=U3100_W.G2:5MM

PPHV_INT G3H W

MIN LINE WIDTH=0.0900
MIN NECK WIDTH=0.0750
VOLTAGE=20V

PP5V_S4_WR_USBC

CAP FOR PP_5V0 ON VR PAGE

U3100_W

CD3217B12ACE

FCBGA

CRITICAL
OMIT_TABLE

DIGITAL CORE I/O & CONTROL

POWER

TYPE-C

GND

PORT_MUX

IPU-BOOT

IPU

IPU

AUX_P

AUX_N

HPD

DEBUG0

DEBUG1

DEBUG2

DEBUG3

DEBUG4

DEBUG5

DEBUG6

DEBUG7

Either a Testpoint or Arkanoid connector
must be present for GPIO0
(EVEN IN PRODUCTION)

REAR PORT:
CONNECT UPC SPI TO ROM
FRONT PORT:
GROUND UPC SPI

CRITICAL
R3103_W

15K

0.18

1/20W

TP-LP

0201-2

TO SMC

PLACE_NEAR=U3100_W.H19:5MM

R3100_W

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF


NO_TEST=1

NO_TEST=1

1/20W 5% 0201 MF

NO_TEST=1

NO_TEST=1



Port	I2C_ADDR	I2CM_CNFG	I2C1_OA	I2C1_AA	I2C2_OA	I2C2_AA
X	GND (0)	PU (3)	0x38	0x6B	0x38	0x6B
T	FLOAT (7)	PU (3)	0x3F	0x6B	0x3F	0x6B
W	VERRIDE OTP (3)	VERRIDE OTP (3)	0x3B	0x6B	0x3B	0x6B
R	VERRIDE OTP (4)	VERRIDE OTP (3)	0x3C	0x6B	0x3C	0x6B

VOLTAGE=20V
MIN LINE WIDTH=0.2000
MIN NECK WIDTH=0.0750

PP20V USBC W VBUS

C3101_W

10UF

6.3V

20% X5R

0402

CRITICAL

D3100_W

NSR20F40NX_G

PP3V3 G3H RTC

C3100_W

10UF

6.3V

20% X5R

0402-1

PP1V8 SLES2R

C3102_W

1.0UF

6.3V

20% X5R

0201-1

VIN_3V3

A12

VDDIO_CFG

D11

LDO_3V3

D21

VIN_LV

L20

VOULT_LV

L18

VRET

C16

SS

L22

LDO_CORE

E22

VBUS_OPT

D5

PPHV_INT G3H W

F5

C_CCI1

M15

C_CCI2

M17

RPD_G1

L14

RPD_G2

L16

C_USB_TP

K19

C_USB_TN

K21

C_USB_BP

J20

C_USB_BN

J22

C_SBU1

J16

C_SBU2

H15

GND_OPT

C18

E18

GND_OPT

D17

GND_OPT

G18

GND

A22

B9

N20

B21

K15

K15

N22

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

BOM_COST_GROUP=USB-C

SYMC_MASTER=290 icl yn
PAGE TITLE
SYMC_DATE=02/01/2018

ACE2 CONTROLLER






Apple Inc.

DRAMING NUMBER: 051-05198
REVISION: 6.0.0
BRANCH: evt-3
PAGE: 2 OF 2
SHEET: 97 OF 109


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BURNSIDE BRIDGE I2C ADDRESS = 0x18

USBC HIGH-SPEED 1 AC COUPLING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138500035	4	CAP,CER,20UF,20V,2.5V,X6S,MR2TL,0402	C2862,C2863,C2864,C2865	CRITICAL	



BURNSIDE BRIDGE

Apple Inc.

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	1 OF 2		
SHEET	98 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

BOM_COST_GROUP=TBT

ACE2 USB-C PORT CONTROLLER (UPC)

FUSES FOR UPC

CRITICAL
0603-1

F3100_X

6A-32V

PLACE_NEAR=U3100_X.G2:5MM

PPHV_INT G3H X

MIN LINE WIDTH=0.0900
MIN NECK WIDTH=0.0750
VOLTAGE=20V

PP5V_S4_XT_USBC

CAP FOR PP_5V0 ON VR PAGE

U3100_X

CD3217B12ACE

FCBGA

CRITICAL
OMIT_TABLE

DIGITAL CORE I/O & CONTROL

POWER

TYPE-C

GND

PORT_MUX

IPU-BOOT

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU

IPU


IPU

IPU

IPU

Either a Testpoint or Arkanoid connector must be present for GPIO0 (EVEN IN PRODUCTION)

REAR PORT:
CONNECT UPC SPI TO ROM
FRONT PORT:
GROUND UPC SPI



Port	I2C_ADDR	I2CM_CNFG	I2C1_OA	I2C1_AA	I2C2_OA	I2C2_AA
X	GND (0)	PU (3)	0x38	0x6B	0x38	0x6B
T	FLOAT (7)	PU (3)	0x3F	0x6B	0x3F	0x6B
W	VERRIDE OTP (3)	VERRIDE OTP (3)	0x3B	0x6B	0x3B	0x6B
R	VERRIDE OTP (4)	VERRIDE OTP (3)	0x3C	0x6B	0x3C	0x6B

VOLTAGE=20V
MIN LINE WIDTH=0.0900
MIN NECK WIDTH=0.0750

VIN_3V3

VDDIO

VDDIO_CFG

LDO_3V3

VIN_LV

VOULT_LV

VRET

SS

LDO_CORE

VBUS_OPT

PP_HV_OPT

C_CC1

C_CC2

RPD_G1

RPD_G2

C_USB_TP

C_USB_TN

C_USB_BP

C_USB_BN

C_SBU1

C_SBU2

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

GND_OPT

BOM_COST_GROUP=USB-C

SYMC_MASTER=290 icl yn
PAGE TITLE
SYMC_DATE=02/01/2018

ACE2 CONTROLLER





Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	2 OF 2	SHEET	99 OF 109


BURNSIDE BRIDGE I2C ADDRESS = 0x18

USBC HIGH-SPEED 1 AC COUPLING



To SPI Flash

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138S00035	4	CAP,CER,20UF,20V,2.5V,X5R,MR2TL,0402	C2862,C2863,C2864,C2865	CRITICAL	



BURNSIDE BRIDGE


Apple Inc.

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	1 OF 2	SHEET	100 OF 109

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED


BOM_COST_GROUP=TBT

ACE2 USB-C PORT CONTROLLER (UPC)



Either a Testpoint or Arkanoid connector must be present for GPIO0 (EVEN IN PRODUCTION)

REAR PORT: CONNECT UPC SPI TO ROM
FRONT PORT: GROUND UPC SPI



Port	I2C_ADDR	I2CM_CNFG	I2C1_OA	I2C1_AA	I2C2_OA	I2C2_AA
X	GND (0)	PU (3)	0x38	0x6B	0x38	0x6B
T	FLOAT (7)	PU (3)	0x3F	0x6B	0x3F	0x6B
W	VERRIDE OTP (3)	VERRIDE OTP (3)	0x3B	0x6B	0x3B	0x6B
R	VERRIDE OTP (4)	VERRIDE OTP (3)	0x3C	0x6B	0x3C	0x6B

BOM_COST_GROUP=USB-C

SYMC_MASTER=290 icl yn
PAGE TITLE
SYMC_DATE=02/01/2018

ACE2 CONTROLLER


Apple Inc.

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0	BRANCH	evt-3
PAGE	2 OF 2	SHEET	101 OF 109


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

USBC HIGH-SPEED 1 AC COUPLING

BURNSIDE BRIDGE I2C ADDRESS = 0x18



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138500035	4	CAP,CER,20UF,20V,2.5V,X5R,NR2TL,0402	C2862,C2863,C2864,C2865	CRITICAL	



FROM USB-C PORT CONTROLLER (UPCI) PP3V3 TBT R SX 95A3

PLACE_NEAR=U2800_R.L4:2MM
 PLACE_NEAR=U2800_R.L4:2MM
 PLACE_NEAR=U2800_R.L4:2MM

NO_XNET_CONNECTION=1
 NO_XNET_CONNECTION=1
 NO_XNET_CONNECTION=1
 NO_XNET_CONNECTION=1

CONNECT TO GND PIN CLOSEST TO THERMDA PIN

BOM_COST_GROUP=TBT

SYNC_MASTER=290 icl yn SYNC_DATE=02/01/2018

PAGE TITLE

BURNSIDE BRIDGE

DRAWING NUMBER	051-05198	SIZE	D
REVISION	6.0.0		
BRANCH	evt-3		
PAGE	1 OF 2		
SHEET	102 OF 109		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

ACE2 USB-C PORT CONTROLLER (UPC)

FUSES FOR UPC
CRITICAL
0603-1
F3100_R
6A-32V

PPDCIN G3H MIN LINE WIDTH=0.2000
MIN NECK WIDTH=0.1000
VOLTAGE=20V

DPHV INT G3H R MIN LINE WIDTH=0.0900
MIN NECK WIDTH=0.0750
VOLTAGE=20V

PP5V S4 WR USBC
CAP FOR PP_5V0 ON VR PAGE

VOLTAGE=20V
MIN LINE WIDTH=0.2800
MIN NECK WIDTH=0.0750

PP20V USBC R VBUS
CRITICAL
D3100_R
NSR20F40NX_G

C3101_R
10UF
103
103
X5R
0402

C3100_R
10UF
103
103
X5R
0402

C3102_R
1.00UF
103
103
X5R
0201

PP5V0 PP_5V0
PP_CABLE PP_CABLE
PP_HV PP_HV
VBUS VBUS

U3100_R
CD3217B12ACE
FCBGA

CRITICAL
OMIT_TABLE

VIN_3V3 C20

A12 A12

VDDIO D11

NC UPC R VDDIO CFG

C22 C22

PP3V3 UPC R LDO

D21 D21

VIN_LV L20

PP3V3 UPC R VOUTLV

VOUT_LV L18

VRET C16

UPC X VRET R

SS L22

UPC SS R

LDO_CORE E22

PP1V5 UPC LDO CORE R

VBUS_OPT D5

PP20V USBC R VBUS

PP_HV_OPT F5

PPHV INT G3H R

C_CCI1 M15

USBC_R_CC1

N16

C_CCI2 M17

USBC_R_CC2

N18

RPD_G1 L14

USBC_R_CC1

L16

RPD_G2 L16

USBC_R_CC2

K19

USBC_R_USB_TOP_P

K21

USBC_R_USB_TOP_N

J20

USBC_R_USB_BOT_P

J22

USBC_R_USB_BOT_N

J16

USBC_R_SBU1

H15

USBC_R_SBU2

GND_OPT C18

GND_OPT E18

GND_OPT D17

GND_OPT G18

Either a Testpoint or Arkanoid connector
must be present for GPIO0
(EVEN IN PRODUCTION)

CRITICAL
R3103_R
15K
0.14
1/20W
TP-LP
0201

REAR PORT:
CONNECT UPC SPI TO ROM
FRONT PORT:
GROUND UPC SPI

PLACE_NEAR=U3100_R.H19:5MM
R3100_R

1/20W 5% 0201 MF
R3101_R

1/20W 5% 0201 MF
R3101_R

PLACE_NEAR=U3100_R.H21:5MM
PP9970_R

NO_TEST=1
PP9971_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R


NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

NO_TEST=1
PP7901_R

Port	I2C_ADDR	I2CM_CNFG	I2C1_OA	I2C1_AA	I2C2_OA	I2C2_AA
X	GND (0)	PU (3)	0x38	0x6B	0x38	0x6B
T	FLOAT (7)	PU (3)	0x3F	0x6B	0x3F	0x6B
W	VERRIDE OTP (3)	VERRIDE OTP (3)	0x3B	0x6B	0x3B	0x6B
R	VERRIDE OTP (4)	VERRIDE OTP (3)	0x3C	0x6B	0x3C	0x6B



SYMC_MASTER=290 icl yn
PAGE TITLE
SYMC_DATE=02/01/2018


ACE2 CONTROLLER

Apple Inc.

DRAWING NUMBER: 051-05198
REVISION: 6.0.0
BRANCH: evt-3
PAGE: 2 OF 2
SHEET: 103 OF 109


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=USB-C



LAST CHANGE: Wed Apr 1 22:57:37 2015		
PAGE TITLE USB-C CONNECTOR A		
	DRAWING NUMBER 051-05198	SIZE D
	REVISION 6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH evt-3	
	PAGE 1 OF 1	
	SHEET 104 OF 109	

BOM_COST_GROUP=USB-C




LAST CHANGE: Wed Apr 1 22:57:37 2015		
PAGE TITLE USB-C CONNECTOR A		
		DRAWING NUMBER 051-05198
REVISION 6.0.0		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH evt-3
PAGE 1 OF 1		SHEET 105 OF 109

BOM_COST_GROUP=USB-C

3.3V SOSW TBT Switch

Part	SLG5AP1756V
Type	Load Switch
R(on) @ 4A	7.8 mOhm Typ TBD mOhm Max
Current	4A Max

Pin 1 on SLG5AP1756V is a comparator input.
It is used to sense the presence of the SX rail.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8301		BBR_X_PWR:SWSW_VOUTLV
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8301		BBR_X_PWR:SWSW_FORCEPWR


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8321		BBR_T_PWR:SWSW_VOUTLV
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8321		BBR_T_PWR:SWSW_FORCEPWR

BOMOPTION	BBR XA SX Rail	BBR XA S0 Rail	Load Switch Enable
a	VOUTLV_SW_CALPE	ACE2 VOUT_LV	LD-SW
bi	SWSW_VOUTLV	LD-SW	LD-SW
bii	SWSW_FORCEPWR	LD-SW	LD-SW

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3412		BBR_X_PWR:VOUTLV_SW_CALPE
113S0022	1	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3411		BBR_X_PWR:SWSW_VOUTLV
113S0022	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3411,R3412		BBR_X_PWR:SWSW_FORCEPWR

BOMOPTION	BBR XA SX Rail	BBR XA S0 Rail	Load Switch Enable
a	VOUTLV_SW_CALPE	ACE2 VOUT_LV	LD-SW
bi	SWSW_VOUTLV	LD-SW	LD-SW
bii	SWSW_FORCEPWR	LD-SW	LD-SW
c	BBR_XA_PWR	BBR XA S0 Rail	---

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3415,R3416		BBR_T_PWR:VOUTLV_SW_CALPE
113S0022	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3414,R3416		BBR_T_PWR:SWSW_VOUTLV
113S0022	3	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3414,R3415,R3416		BBR_T_PWR:SWSW_FORCEPWR
113S0022	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3417,R3442		BBR_T_PWR:BBR_X_PWR



BOM_COST_GROUP=TBT


SYNC_MASTER=CFU_CARD_ICL_V		SYNC_DATE=06/08/2018	
PAGE TITLE			
Power FETs TBT S0			
		DRAWING NUMBER	SIZE
		051-05198	D
		REVISION	
		6.0.0	
		BRANCH	
		evt-3	
		PAGE	
		1 OF 1	
		SHEET	
		106 OF 109	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V SOSW TBT Switch

Part	SLG5AP1756V
Type	Load Switch
R(on) @ 4A	7.8 mOhm Typ TBD mOhm Max
Current	4A Max


Pin 1 on SLG5AP1756V is a comparator input.
It is used to sense the presence of the SX rail.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8301		BBR_X_PWR:SWSW_VOUTLV
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8301		BBR_X_PWR:SWSW_FORCEPWR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8321		BBR_T_PWR:SWSW_VOUTLV
117S0201	1	RES,MP,1A MAX,0.0 OHM,5%,0201,BLACK	R8321		BBR_T_PWR:SWSW_FORCEPWR


BOMOPTION	BBR XA SX Rail	BBR XA S0 Rail	Load Switch Enable	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
a	VOUTLV_SW_CALPE	ACE2 VOUT_LV	LD-SW	R3412	1	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3412		BBR_X_PWR:VOUTLV_SW_CALPE
bi	SWSW_VOUTLV	LD-SW	LD-SW	R3411	1	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3411		BBR_X_PWR:SWSW_VOUTLV
bii	SWSW_FORCEPWR	LD-SW	LD-SW	R3411,R3412	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3411,R3412		BBR_X_PWR:SWSW_FORCEPWR
a	VOUTLV_SW_CALPE	ACE2 VOUT_LV	LD-SW	R3415,R3416	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3415,R3416		BBR_T_PWR:VOUTLV_SW_CALPE
bi	SWSW_VOUTLV	LD-SW	LD-SW	R3414,R3416	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3414,R3416		BBR_T_PWR:SWSW_VOUTLV
bii	SWSW_FORCEPWR	LD-SW	LD-SW	R3414,R3415,R3416	3	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3414,R3415,R3416		BBR_T_PWR:SWSW_FORCEPWR
c	BBR_XA_PWR	BBR XA SX Rail	BBR XA S0 Rail	R3417,R3442	2	RES,MP,1A MAX,0OHM,5,0603,SMD,LF	R3417,R3442		BBR_X_PWR:BBR_X_PWR



BOM_COST_GROUP=TBT

SYNC_MASTER=CFU_CARD_ICL_V		SYNC_DATE=06/08/2018	
PAGE TITLE			
Power FETs TBT S0			
		DRAWING NUMBER	051-05198
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	evt-3
		PAGE	1 OF 1
		SHEET	107 OF 109

Vout = 5.230V
 Freq = 500 kHz
 Max OCP = 15.71A
 Nom OCP = 12.2A
 Min OCP = 7.94A
 IccMax = 6.6A




PAGE TITLE		
TBT 5V REGULATOR		
	DRAWING NUMBER 051-05198	SIZE D
REVISION 6.0.0		
BRANCH evt-3		
PAGE 1 OF 1		
SHEET 108 OF 109		

BOM_COST_GROUP=USB-C

P2MM
 P5VUSBC_PG00D_VWR 1 PP3500_VWR

Vout = 5.230V
 Freq = 500 kHz
 Max OCP = 15.71A
 Nom OCP = 12.2A
 Min OCP = 7.94A
 IccMax = 6.6A



PAGE TITLE		
TBT 5V REGULATOR		
	DRAWING NUMBER	051-05198
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-3
	PAGE	1 OF 1
	SHEET	109 OF 109

P2MM
 1 PP3500_VXT

BOM_COST_GROUP=USB-C