

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


# X1782 MLB SCHEMATIC

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
5	0021434873	ENGINEERING RELEASED		2019-12-20


PAGE	CSA	CONTENTS	SYNC	DATE
1	1	TABLE OF CONTENTS		
2	2	SYSTEM PCB SUMMARY		
3	4	PD PARTS		
4	5	CPU GFX		
5	6	CPU MISC/JTAG/CFG/RSVD		
6	7	CPU LPDDR3 INTERFACE		
7	8	CPU & PCH POWER		
8	9	CPU & PCH GROUNDS		
9	10	CPU CORE DECOUPLING		
10	11	CPU GT DECOUPLING		
11	12	PCH DECOUPLING		
12	13	PCH AUDIO/LPC/SPI/SMBUS		
13	14	PCH POWER MANAGEMENT		
14	15	PCH PCIE/USB/CLKS		
15	16	PCH SPI/UART/GPIO		
16	18	CPU/PCH MERGED XDP		
17	19	CHIPSET SUPPORT 1		
18	20	CHIPSET SUPPORT 2		
19	22	LPDDR3 VREF MARGINING		
20	23	LPDDR3 DRAM CHANNEL A (00-31)		
21	24	LPDDR3 DRAM CHANNEL A (32-63)		
22	25	LPDDR3 DRAM CHANNEL B (00-31)		
23	26	LPDDR3 DRAM CHANNEL B (32-63)		
24	27	LPDDR3 DRAM TERMINATION		
25	28	USB-C HIGH SPEED 1		
26	29	USB-C HIGH SPEED 2		
27	30	USB-C SUPPORT		
28	31	USB-C PORT CONTROLLER A		
29	32	USB-C PORT CONTROLLER B		
30	33	USB-C CONNECTOR A		
31	36	WIFI/BT SUPPORT	J223_METE	05/14/2019
32	37	WIFI/BT MODULE 1	J223_METE	05/14/2019
33	38	WIFI/BT MODULE 2	J223_METE	05/14/2019
34	39	SOC GPIO/SEP/USB/DDR/TEST		
35	40	SOC AOP/AON/SMC		
36	41	SOC ISP/I2C/UART/SPI/I2S		
37	42	SOC PCIE		
38	43	SOC POWER 1		
39	44	SOC POWER 2		
40	45	SOC POWER 3		
41	46	SOC GROUND		
42	47	SOC SHARED SUPPORT		
43	48	SOC PROJECT SUPPORT		
44	49	T151		
45	50	SECURE ELEMENT		
46	51	T139 SUPPORT		
47	52	I2C CONNECTIONS 1		
48	53	I2C CONNECTIONS 2		
49	54	POWER SENSORS HIGH SIDE		
50	55	POWER SENSORS LOAD SIDE		
51	56	POWER SENSORS EXTENDED		
52	57	POWER SENSORS EXTENDED 2		
53	58	THERMAL SENSORS		
54	59	POWER SENSORS EXTENDED 3		
55	60	FANS/SMC/AMUX SUPPORT		
56	62	AUDIO PLACEHOLDER		
57	63	AUDIO JACK CODEC		
58	64	AUDIO LEFT AMPLIFIERS		
59	65	AUDIO RIGHT AMPLIFIERS		
60	66	AUDIO FLEX CONNECTORS		

PAGE	CSA	CONTENTS	SYNC	DATE
61	67	KEYBOARD & TRACKPAD 1	X1412_SHAN	05/17/2019
62	68	KEYBOARD & TRACKPAD 2		
63	69	BATTERY CONN, 3V3 G3H RTC VR		
64	70	PBUS SUPPLY & BATTERY CHARGER		
65	71	VR CORE & SA IMVP CTRL		
66	72	VR CORE & SA IMVP		
67	74	VR GT & GTX IMVP		
68	76	VR 5V, 3V3		
69	77	VR EOPIO EDRAM		
70	78	PMIC BUCKS AND SWS		
71	79	PMIC LDOS		
72	80	PMIC GPIOs & CONTROL		
73	81	VR VDDQ VCCIO		
74	82	POWER FETS		
75	84	LCD BACKLIGHT DRIVER		
76	85	EDP DISPLAY CONNECTOR		
77	86	S4E<0>		
78	87	S4E<1>		
79	88	S4E<2>		
80	89	S4E<3>		
81	90	OCARINA PMIC & NAND VCC VR & VDDIO1 SWCH		
82	96	SSD SUPPORT		
83	124	FCT		
84	125	PROBE POINTS		
85	135	DESENSE 1		
86	136	DESENSE 2		
87	137	DESENSE 3		
88	138	DESENSE 4		
89	140	DEV SUPPORT 1		
90	141	DEV SUPPORT 2		
91	400	BOM CONFIGURATION		
92	401	BOM CONFIGURATION		
93	403	BOM GROUPS		
94	405	BOM VARIANT TABLES		
95	406	BOM VARIANT TABLES		
96	407	BOM VARIANT TABLES		
97	410	BOM ALTERNATES		
98	500	BOARD RULES		


LAST\_MODIFICATION=Mon Dec 16 17:32:55 2019

DRAWING TITLE		SCHEM,MLB,X1782	
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	1 OF 500
		SHEET	1 OF 98


DESIGN	DESCRIPTION	SCHEMATIC	BOARD	MCO	PANEL
J223/MLB	POR CFL MLB	051-05309	820-01987	056-09380	057-01595-D
J213/FLEX_AUDIOJACK	AUDIO JACK, AMR, AND MESA	051-04122	821-02091	056-07548-27	N/A
J680/FLEX_USBC	LEFT SIDE USB TONGUE FLEX	051-03140	821-01646	056-05483-A	N/A
J130/FLEX_BMU_SIGNAL	SIGNALS TO BMU	051-01247	821-01726	056-05589-A	N/A
J130/FLEX_BMU_PWR	POWER TO/FROM BMU	051-01195	821-00583	056-02919-A	N/A
J130/FLEX_TCON_MLB_A	DISPLAYPORT FROM MLB TO TCON	051-01897	821-00981	056-02852-A	N/A
J213/FLEX_TRACKPAD	MLB TO TRACKPAD	051-04335	821-02218	056-07655-08	N/A
J130/FLEX_KB	KB FLEX FOR ALL 3 KB TYPES	051-02011	821-01046	056-03725-B	N/A
J213/FLEX_3MIC	MIC FLEX	051-04441	821-02265	056-07754-24	N/A
J79/GRAPE_FLEX	DFR TOUCH FLEX	051-01338	821-00681	056-02220-A	N/A
DFR DAUGHTER FLEX	DFR DAUGHTER FLEX	VENDOR	VENDOR	099-14398	N/A

PAGE TITLE		SYSTEM PCB SUMMARY	
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 500
		SHEET	2 OF 98


TOP SIDE STANDOFFS




BOTTOM SIDE TALL STANDOFF




POGO PIN HEAT PIPE





USB-C BOSS





DFR BOSS




TRACKPAD BOSS




DISPLAY BOSS



AJ FLEX COWLING BOSS




DFR WASHER




WIFI WASHER




POGO PIN FAN





POGO PINS BACKLIGHT




POGO PIN DISPLAY




POGO PINS DRAM



SHIELD CAN ALIGNMENT HOLES




MLB MTG HOLES 2.1X3.36 MM




CPU THERM STAGE HOLES 3.15 MM




CPU THERM STAGE HOLES 3.6 MM



FAN MTG HOLE 2.0X2.6 MM



SHIELD CAN ALIGNMENT SLOTS DRAM



NOTE: REFER TO BOM TABLES. ONLY SOLDERED PARTS REMAIN IN RAMP/PVT SMT BOM. OTHERS MOVED TO POST-SMT ENCLOSURE BOM

USB-C SHIELD

806-19049	1	SHIELD_CAN,HOLES,TITAN RIDGE,X1533	USBC_CAN	CRITICAL	USBC_SHLD
870-08656	1	TAPE_NON_COND,STIFFENER,TITAN RIDGE,CAN,X1533	USBC_CAN_TAPE	CRITICAL	USBC_TAPE

MEGA SHIELD

604-25986	1	MEGA_CAN,INSULATED,X1533	MEGA_CAN	CRITICAL	MEGA_SHLD
-----------	---	--------------------------	----------	----------	-----------

DRAM SHIELD TOP

806-18560	1	FENCE_DRAM,UNIV,X1533	DRAM_TOP_FENCE	CRITICAL	DRAM_TOP_FENC
870-07840	1	TAPE_COND,DRAM,UNIV,X1533	DRAM_TOP_FENCE_TAPE	CRITICAL	DRAM_TOP_TAPE

DRAM SHIELD BOTTOM

806-19048	1	SHIELD_CAN,HOLES,DRAM,UNIV,X1533	DRAM_BOT_CAN	CRITICAL	DRAM_BOT_CAN
870-08657	1	TAPE_NON_COND,STIFFENER,DRAM,CAN	DRAM_BOT_CAN_TAPE	CRITICAL	DRAM_BOT_TAPE

LIQUID SPILL INDICATOR

825-00493	4	LSI,BLACK,REEL,X1030	LSI1,LSI2,LSI3,LSI4	CRITICAL	LSI
-----------	---	----------------------	---------------------	----------	-----

CPU SLEDS

806-14839	2	SLED,METAL,MATT NICKEL,X940	SLED1,SLED2	CRITICAL	CPU_SLEDS
-----------	---	-----------------------------	-------------	----------	-----------

TOP SIDE STANDOFFS

860-01216	6	BOSS,STANDOFF,MLB,X1533	Z0400-Z0402,Z0404-Z0406	CRITICAL	STANDOFFS_TOP
-----------	---	-------------------------	-------------------------	----------	---------------

BOTTOM SIDE STANDOFFS

860-01485	1	BOSS,STANDOFF,MLB,TALL,X1533	Z0460	CRITICAL	STANDOFFS_BOT
-----------	---	------------------------------	-------	----------	---------------

2X PLATED SLOTS IN MEM AREA DUE TO SPACE CONSTRAINTS <DIRS://44392676> ALL OTHER SHIELD ALIGNMENT SLOTS ARE NPTH + GND RING FOR BETTER TOLERANCE

PD PARTS

Apple Inc.




051-05309

5.1.0

4 OF 500

3 OF 98

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED



BOM\_COST\_GROUP=CPU & CHIPSET





PAGE TITLE <b>CPU GFX</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I BY ALL RIGHTS RESERVED		
BRANCH	PAGE <b>5 OF 500</b>	
SHEET	<b>4 OF 98</b>	

D

C

B

A



PAGE TITLE		
CPU MISC/JTAG/CFG/RSVD		
DRAWING NUMBER		SIZE
051-05309		D
REVISION		
5.1.0		
BRANCH		
PAGE		
6 OF 500		
SHEET		
5 OF 98		

BOM\_COST\_GROUP=CPU & CHIPSET

D

C

B


A

D

C

B

A



PLACE\_NEAR=U0500.BN29:6MM  
 PLACE\_NEAR=U0500.BN27:6MM  
 PLACE\_NEAR=U0500.BN28:6MM

PAGE TITLE		
<b>CPU LPDDR3 INTERFACE</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH		
PAGE	7 OF 500	
SHEET	6 OF 98	

D

D

C







C

B

B

A

A






PAGE TITLE  
**CPU & PCH POWER**

DRAWING NUMBER 051-05309		SIZE D
REVISION 5.1.0		BRANCH
PAGE 8 OF 500		SHEET 7 OF 98


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

BOM\_COST\_GROUP=CPU & CHIPSET



PAGE TITLE		
CPU & PCH Grounds		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</small>		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I1 NOT TO REPRODUCE OR COPY IT		
I11 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART		
I1V ALL RIGHTS RESERVED		
BRANCH		
PAGE	9 OF 500	
SHEET	8 OF 98	





PAGE TITLE		
<b>CPU Core Decoupling</b>		
		DRAWING NUMBER
Apple Inc.		051-05309
		SIZE
		D
		REVISION
		5.1.0
		BRANCH
		PAGE
		10 OF 500
		SHEET
		9 OF 98

BOM\_COST\_GROUP=CPU & CHIPSET

D

D

C

C


B

B

A

A

87 83 87 50 7 PPVCCGT\_S0\_CPU




BOM\_COST\_GROUP=CPU & CHIPSET

PAGE TITLE <b>CPU GT Decoupling</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	PAGE <b>11 OF 500</b>	
SHEET	SHEET <b>10 OF 98</b>	

FILTERS

RAIL SIDE


PCH SIDE



BOM\_COST\_GROUP=CPU & CHIPSET

PAGE TITLE		
<b>PCH Decoupling</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	12 OF 500
	SHEET	11 OF 98



ALL GPP\_F\* PINS ARE 1.8V ONLY!



- NC PCH I2S0 SYNC
NC PCH I2S0 CLK
NC HDA SDOUT
NC PCH I2S0 D2R
NC PCH I2S1 CLK
NC PCH GPP D17
JTAG TBT X TMS
PCH DDPB CTRLDATA
JTAG TBT T TMS
PCH DDPB CTRLDATA
MLB RAMCFG0
MLB RAMCFG1
NC PCH GPP D11
PCH STRP JTAGODTDIS
NC PCH STRP TOPBLK SWP L
NC PCH GPP F0
NC PCH GPP F1
NC PCH GPP F2
NC PCH GPP F3
NC PCH I2C UPC SDA
NC PCH I2C UPC SCL
NC PCH GPP H6
NC PCH GPP H7
NC PCH GPP H8
NC PCH GPP H9
NC PCH GPP H10
NC PCH GPP H11

- CP18 NC PCH GPP F18
CM18 NC PCH GPP F19
CM16 NC PCH GPP F20
CP16 NC PCH GPP F21
CM16 NC PCH GPP F22
CF17 NC PCH GPP F23
CH36 TBT X CIO PWR EN
CL35 TBT X USB PWR EN
BK36 NC PCH GPP A17
BY31 NC PCH GPP A16
SD RCOMP
NC PCH GPP F17
JTAG ISP TCK
JTAG ISP TDI
JTAG ISP TDO
TBT POC RESET
NC PCH GPP H16
NC PCH DDPB CTRLDATA
CPU C10 GATE L
PCH WLAN AUDIO SYNC
NC PCH GPP H20
PCH STRP XTAL 24MHZ
NC PCH GPP H22
PCH STRP SPIROM SAF



MEMORY CONFIGURATION STRAPS:
(PCH INTERNAL PULL-UPS ARE TO 1.8V)





- TP SPI PCHROM CLK
NC SPI PCHROM MISO
SPI PCHROM MOSI
SPI PCHROM IO<2>
SPI PCHROM IO<3>
TP SPI PCHROM CS L
NC SPI CS1 L
NC SPI CS2 L
SPI0\_CLK
SPI0\_MISO
SPI0\_MOSI
SPI0\_IO2
SPI0\_IO3
SPI0\_CS0\*
SPI0\_CS1\*
SPI0\_CS2\*
GPP\_C0/SMBCLK
GPP\_C1/SMBDATA
GPP\_C2/SMBALERT\*
GPP\_C3/SML0CLK
GPP\_C4/SML0DATA
GPP\_C5/SML0ALERT\*
GPP\_C6/SML1CLK
GPP\_C7/SML1DATA
GPP\_B23/SML1ALERT\*/PCHHOT\*
GPP\_A1/LAD0/ESPI\_IO0
GPP\_A2/LAD1/ESPI\_IO1
GPP\_A3/LAD2/ESPI\_IO2
GPP\_A4/LAD3/ESPI\_IO3
GPP\_A5/LFRAMB\*/ESPI\_CS\*
GPP\_A14/SUS\_STAT\*/ESPI\_RESET\*
GPP\_A9/CLKOUT\_LPC0/ESPI\_CLK
GPP\_A10/CLKOUT\_LPC1
GPP\_A8/CLKRUN\*

- CK14 SMBUS PCH CLK
CH15 SMBUS PCH DATA
CU15 NC PCH STRP TLSCONF
CH14 SML PCH 0 CLK
CF15 SML PCH 0 DATA
CG15 PCH STRP ESPI
CN15 SML PCH 1 CLK
CM15 SML PCH 1 DATA
CC34 NC PCH STRP BSSB SEL GPIO
CA29 ESPI IO PCH<0>
BY29 ESPI IO PCH<1>
BY27 ESPI IO PCH<2>
CA28 ESPI IO PCH<3>
CA27 ESPI CS PCH L
CA27 ESPI RESET L
BV32 ESPI CLK60M R
BV30 NC PCH GPP A10
BY30 NC PCH GPP A8

ESPI ANALYZER CONNECTOR



Apple Inc. logo and title block containing: PCH AUDIO/LPC/SPI/SMBUS, 051-05309, 5.1.0, 13 OF 500, 12 OF 98, and a notice of proprietary property.



Component	Value	Footprint	Package	Part	Notes
R1461	1K	1	2	PCH_STRP_CNV_DISABLE	changed
R1446	100K	1	2	PCH_SWD_SOC_CLK	
R1445	100K	1	2	PCH_SWD_SOC_IO	
PP3V3 S5					
R1440	100K	1	2	SPIROM_USE_MLB	
R1441	100K	1	2	PCH_STRP_GPD7	
R1451	100K	1	2	PCH_BATLOW_L	
R1452	10K	1	2	PCIE_WAKE_L	
R1453	100K	1	2	PCH_LAN_WAKE_L	
R1459	100K	1	2	PCH_HSI0_PWR_EN	
R1463	10K	1	2	PCH_PWRBTN_L	
R1460	100K	1	2	PLT_RST_L	
R1444	100K	1	2	SOC_SWD_MUX_SEL_PCH	
R1454	100K	1	2	PM_SLP_S5_L	
R1455	100K	1	2	PM_SLP_S4_L	
R1456	100K	1	2	PM_SLP_S3_L	
R1457	100K	1	2	PM_SLP_S0_3V3_L	
R1458	100K	1	2	PM_SLP_SUS_L	

NOTE: =PM\_SLP\_S0\_L HAS INTERNAL PULL-UP BEFORE RSMRST\_L IS RELEASED.  
THIS CAUSES A VOLTAGE DIVIDER WITH THE PULL-DOWN HERE.  
THE SIGNAL IS DRIVEN HI AFTER RSMRST\_L IS RELEASED.

BOM\_COST\_GROUP=CPU & CHIPSET

PAGE TITLE		
<b>PCH POWER MANAGEMENT</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	14 OF 500
	SHEET	13 OF 98

D

C

B


A

D




C

B

A






ANY CLKREQ CAN MAP TO ANY CLK.  
 ANY CLKREQ OR CLK CAN MAP TO ANY PCIE PORT.  
 UNUSED CLKREQS AND CLKS SHOULD BE DISABLED.  
 PER SKYLAKE PDG, SKYLAKE PCH EDS.



PAGE TITLE		PCH PCIE/USB/CLKS	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		15 OF 500	
SHEET		14 OF 98	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE  
 PROPRIETARY PROPERTY OF APPLE INC.  
 THE POSSESSOR AGREES TO THE FOLLOWING:  
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 2 NOT TO REPRODUCE OR COPY IT  
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
 4 ALL RIGHTS RESERVED

ALL GPP\_F\* PINS ARE 1.8V ONLY!




PAGE TITLE <b>PCH SPI/UART/GPIO</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	PAGE <b>16 OF 500</b>	SHEET <b>15 OF 98</b>

BOM\_COST\_GROUP=CPU & CHIPSET

Primary / Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals

These signals do not connect to the Primary (Merged) XDP connector in this architecture. The PDG puts them on a secondary XDP connector that is only needed in some PCH debugging situation. They are listed here to show their secondary XDP functions and to provide test points for signals that are not used elsewhere.

PCH/XDP Signals

PCH/XDP Signals	Test Point
XDP_PCH_OBSDATA_A0	TP1868
XDP_PCH_OBSDATA_A1	TP1869
XDP_PCH_OBSDATA_A2	TP1870
XDP_PCH_OBSDATA_A3	TP1871
XDP_PCH_OBSDATA_B0	TP1872
XDP_PCH_OBSDATA_D1	TP1878
XDP_PCH_OBSDATA_D2	TP1879
XDP_PCH_OBSDATA_D3	TP1880
XDP_PCH_OBSFN_C1	TP1881

Non-XDP Signals

Unused GPIOs have TPs.


NEED TO CONNECT TO VCCST, \*STG POWER LOGIC

PAGE TITLE <b>CPU/PCH Merged XDP</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		
BRANCH	PAGE <b>18 OF 500</b>	SHEET <b>16 OF 98</b>


BOM\_COST\_GROUP=DEBUG



24MHZ CLOCK




THRMTRIP# ISOLATION & LEVEL-SHIFT TO 1V8




PAGE TITLE Chipset Support 1		
	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE 19 OF 500
SHEET		17 OF 98


PLATFORM RESET LEVEL-SHIFTER TO 3V3




SLP\_S0# LEVEL SHIFTER TO 1V8




ALL\_SYS\_PWRGD QUALIFIER & VCCST\_PWRGD LEVEL SHIFTER TO 1V




BT AUDIO SYNC BUFFER



WLAN AUDIO SYNC BUFFER




TPs for Chipset Debug Pins



PAGE TITLE		
CHIPSET SUPPORT 2		
Apple Inc.	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	20 OF 500
	SHEET	18 OF 98

### CPU-Based Margining


#### VRef Dividers



NOTE: CPU has single output for VREFCA.  
VREFCA. Connected to 4 DRAMs.

PAGE TITLE		DRAWING NUMBER		SIZE
LPDDR3 VREF MARGINING		051-05309		D
REVISION		5.1.0		
BRANCH				
PAGE		22 OF 500		
SHEET		19 OF 98		

# LPDDR3 CHANNEL A (0-31)




PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.

BOM\_COST\_GROUP=DRAM

PAGE TITLE		PAGE TITLE	
LPDDR3 DRAM Channel A (00-31)			
Apple Inc.	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART BY ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 500
		SHEET	20 OF 98

# LPDDR3 CHANNEL A (32-63)




PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.

BOM\_COST\_GROUP=DRAM

PAGE TITLE		PAGE TITLE	
LPDDR3 DRAM Channel A (32-63)			
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	
		PAGE	24 OF 500
		SHEET	21 OF 98

# LPDDR3 CHANNEL B (0-31)




PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.

BOM\_COST\_GROUP=DRAM

PAGE TITLE		PAGE TITLE	
LPDDR3 DRAM Channel B (00-31)			
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	
		PAGE	25 OF 500
		SHEET	22 OF 98

# LPDDR3 CHANNEL B (32-63)




BOM\_COST\_GROUP=DRAM


PAGE TITLE		PAGE TITLE	
LPDDR3 DRAM Channel B (32-63)			
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 500
		SHEET	23 OF 98

Intel recommends 68 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK

88 83 73 24 PP0V6\_S0\_DDRVTT



88 83 73 24 PP0V6\_S0\_DDRVTT



SYMC_MASTER=		PAGE TITLE	
<b>LPDDR3 DRAM Termination</b>			
		DRAWING NUMBER	SIZE
		051-05309	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	5.1.0
		BRANCH	
		PAGE	27 OF 500
		SHEET	24 OF 98

BOM\_COST\_GROUP=DRAM



D

C

B


A

D


C

B





























A



SNK0 AC Coupling




SNK1 AC Coupling



PAGE TITLE	
<b>USB-C HIGH SPEED 1</b>	
DRAWING NUMBER	051-05309
REVISION	5.1.0
BRANCH	
PAGE	28 OF 500
SHEET	25 OF 98

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED


BOM\_COST\_GROUP=TBT




PAGE TITLE		
<b>USB-C HIGH SPEED 2</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2. NOT TO REPRODUCE OR COPY IT 3. NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4. ALL RIGHTS RESERVED</small>		
BRANCH		
PAGE	29 OF 500	
SHEET	26 OF 98	

BOM\_COST\_GROUP=TBT


USB VBUS Detect





Ridge 0.9V SVR XW



DP SRC OPTIONS



TR XTAL




RIDGE TBT X ARKANOID CONN


NOTE: J3001 IS DELETED DUE TO SPACE LIMITATION.

SIGNALS CAN BE CONNECTED AT ICT TP


ACE2 ARKANOID DEBUG CONN



DEBUG PATHS




ACE2 PULL DOWNS




AARDVARKANOID CONN


NO 3D BODY PART USED PER <RDAR://48050692>



RIDGE PULL UP/DOWN




X ACE-SMC I2C SERIES R'S




FOR LAYOUT PURPOSES: DIRECTLY CONNECT TO XB THEN BRANCH OFF TO XA AND ARKANOID CONNECTOR


USB2 OC



FUSES FOR UPX



Ridge PCIE Caps





USB-C SUPPORT



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED

Table with columns: DRAWING NUMBER (051-05309), SIZE (D), REVISION (5.1.0), BRANCH, PAGE (30 OF 500), SHEET (27 OF 98)


PRIMARY USB-C PORT CONTROLLER (UPC) [FRONT LEFT]




PAGE TITLE		
<b>USB-C PORT CONTROLLER A</b>		
		DRAWING NUMBER 051-05309
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 5.1.0
		BRANCH
		PAGE 31 OF 500
		SHEET 28 OF 98

BOM\_COST\_GROUP=USB-C

SECONDARY USB-C PORT CONTROLLER (UPC) [REAR LEFT]




REAR PORT:  
CONNECT UPC SPI TO ROM  
FRONT PORT:  
GROUND UPC SPI



BOM\_COST\_GROUP=USB-C

PAGE TITLE		
<b>USB-C PORT CONTROLLER B</b>		
		DRAWING NUMBER 051-05309
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 5.1.0
		BRANCH
		PAGE 32 OF 500
		SHEET 29 OF 98



LAST CHANGE: Wed Apr 1 22:57:37 2015		
PAGE TITLE <b>USB-C CONNECTOR A</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED	BRANCH	
	PAGE	<b>33 OF 500</b>
	SHEET	<b>30 OF 98</b>

BOM\_COST\_GROUP=USB-C

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

PAGE TITLE		WIFI/BT SUPPORT	
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	36 OF 500
		SHEET	31 OF 98

BOM\_COST\_GROUP=WIRELESS

D

C

B







A

D

C

B

A



BOM\_COST\_GROUP=WIRELESS

PAGE TITLE		WIFI/BT MODULE 1	
Apple Inc.		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 11V ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 500
		SHEET	32 OF 98



D

C

B



A

D


C

B


A



WIRELESS MODULE GND PINS






RF CONNECTORS



BOM\_COST\_GROUP=WIRELESS

PAGE TITLE <b>WIFI/BT MODULE 2</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	PAGE <b>38 OF 500</b>	SHEET <b>33 OF 98</b>

Note IPU/IPD represents SW configured state, not HW default




PAGE TITLE <b>SOC GPIO/SEP/USB/DDR/TEST</b>		
		DRAWING NUMBER 051-05309
		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 5.1.0
		BRANCH
		PAGE 39 OF 500
		SHEET 34 OF 98

BOM\_COST\_GROUP=SOC


OMIT TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK






OMIT TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK



OMIT TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK




PAGE TITLE		SOC AOP/AON/SMC	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		40 OF 500	
SHEET		35 OF 98	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=SOC


OMIT\_TABLE

CRITICAL



OMIT\_TABLE

CRITICAL



PAGE TITLE		
SOC ISP/I2C/UART/SPI/I2S		
DRAWING NUMBER	051-05309	SIZE
		D
REVISION	5.1.0	
BRANCH		
PAGE	41 OF 500	
SHEET	36 OF 98	

BOM\_COST\_GROUP=SOC

D

C

B

A

D


C

B

A

OMIT TABLE  
CRITICAL



U3900  
POP-1GB-20NM-M-SCK



(UID\_MODE strap on A00)

OMIT TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK




BOM\_COST\_GROUP=SOC

PAGE TITLE		
<b>SOC PCIE</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	42 OF 500
	SHEET	37 OF 98

Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3

86 83 70 43 PPVDDCPU AWAKE  
0.625V - 1.06V  
11.6A Max



OMIT\_TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK  
FCCSP  
TM1B21B0-B7  
SYM 10 OF 17


AA12  
AA14  
AA16  
AB11  
AB13  
AB15  
N12  
N14  
N16  
P11  
P13  
P15  
R10  
R12  
R14  
U12  
U14  
U16  
W10  
W12  
W14  
Y11  
Y13  
Y15

VDD\_CPU\_SRAM

VDD\_CPU\_SENSE

VSS\_CPU\_SENSE

AA10  
N10  
R16  
T11  
T13  
T15  
U10  
V11  
V13  
V15  
W16




PPVDDCPUSRAM AWAKE  
0.8V - 1.06V  
0.9A Max

M17 SOC VDDCPU SENSE

M16 NC SOC VSSCPU SENSE

86 83 70 43 PPOV82\_SLPDDR  
5.6A Max



OMIT\_TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK  
FCCSP  
TM1B21B0-B7  
SYM 11 OF 17

AC10  
AC12  
AC14  
AC16  
AC18  
AC20  
AC22  
AC24  
AD11  
AD13  
AD15  
AD17  
AD19  
AD21  
AD23  
AD25  
L10  
L12  
L14  
L16  
L18  
L20  
L22  
L24  
M11  
M13  
M15  
M19  
M21  
M23  
M25

VDD\_SOC

VDD\_SOC\_SENSE

VSS\_SENSE

R18  
R20  
R22  
R24  
T19  
T21  
T23  
T25  
W18  
W20  
W22  
W24  
Y17  
Y19  
Y21  
Y23

Y25 NC SOC VDDSOC SENSE

Y26 NC SOC VSSSOC SENSE

PAGE TITLE <b>SOC POWER 1</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
	REVISION <b>5.1.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE <b>43 OF 500</b>
SHEET		SHEET <b>38 OF 98</b>

BOM\_COST\_GROUP=SOC

Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3

D

C

B


A

D

C

B

A



PAGE TITLE		SOC POWER 2	
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	44 OF 500
		SHEET	39 OF 98

BOM\_COST\_GROUP=SOC

D

D

C

C

B


B

A

A

OMIT\_TABLE  
CRITICAL

U3900  
POP-1GB-20NM-M-SCK  
FCCSP  
TMIB2180-B7  
SYM 14 OF 17



PAGE TITLE		
<b>SOC POWER 3</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	PAGE	45 OF 500
SHEET	40 OF 98	

BOM\_COST\_GROUP=SOC



D

C

B




A

D

C


B

A




PAGE TITLE			SOC GROUND		
	DRAWING NUMBER	051-05309	SIZE	D	
	REVISION	5.1.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			BRANCH		
			PAGE	46 OF 500	
			SHEET	41 OF 98	


### Boot Config



### Board ID




### Board Revision




### SEP EEPROM


(Write: 0xA2, Read 0xA3)




### SoC ROM



### PCH PM Level Shifting




### PECI Level Shifting




### PROCHOT# Level Shifting

rdar://problem/34583713




### SMC AVREF Supply

Footprint supports 353S01042 alternate




PAGE TITLE		
<b>SOC SHARED SUPPORT</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED	BRANCH	
	PAGE	47 OF 500
	SHEET	42 OF 98


### PCIe Up R2D AC Caps




### GPIO Source Termination



### Triaxial acceleration sensor




### Lid Detect Sensors




### Unused SOC Signals

NC PLCAM TX THROTTLE	NO_TEST=1	NC PCIE WLAN R2D C P	NO_TEST=1
NC GNSS HOST TIME	NO_TEST=1	NC PCIE WLAN R2D C N	NO_TEST=1
NC GNSS DEV WAKE	NO_TEST=1	NC PCIE WLAN D2R P	NO_TEST=1
NC SOC WLAN DEV WAKE	NO_TEST=1	NC PCIE WLAN D2R N	NO_TEST=1
NC SOC USB ID	NO_TEST=1	NC PCIE ENET R2D C P	NO_TEST=1
NC ALTIMETER INT	NO_TEST=1	NC PCIE ENET R2D C N	NO_TEST=1
NC SPI ALTIMETER CS L	NO_TEST=1	NC PCIE ENET D2R P	NO_TEST=1
NC I2C AOP SCL	NO_TEST=1	NC PCIE ENET D2R N	NO_TEST=1
NC I2C AOP SDA	NO_TEST=1	NC PCIE DN2 R2D C N	NO_TEST=1
NC UART BT D2R	NO_TEST=1	NC PCIE DN2 D2R P	NO_TEST=1
NC UART BT R2D	NO_TEST=1	NC PCIE DN2 D2R N	NO_TEST=1
NC UART BT D2R CTS L	NO_TEST=1	NC PCIE DN3 R2D C P	NO_TEST=1
NC UART BT D2R RTS L	NO_TEST=1	NC PCIE DN3 R2D C N	NO_TEST=1
NC UART GNSS D2R CTS L	NO_TEST=1	NC PCIE DN3 D2R P	NO_TEST=1
NC UART GNSS R2D RTS L	NO_TEST=1	NC PCIE DN3 D2R N	NO_TEST=1
NC PLCAM PROX INT L	NO_TEST=1	NC PCIE CLK100M WLAN P	NO_TEST=1
NC PLCAM ROMEO B2B DETECT	NO_TEST=1	NC PCIE CLK100M WLAN N	NO_TEST=1
NC SMC GFX SELF THROTTLE	NO_TEST=1	NC WLAN CLKREQ L	NO_TEST=1
NC SMC TOPBLK SWP L	NO_TEST=1	NC WLAN PERST L	NO_TEST=1
NC PCIEDN WAKE L	NO_TEST=1	NC PCIE CLK100M ENET P	NO_TEST=1
NC ENET LOW PWR	NO_TEST=1	NC PCIE CLK100M ENET N	NO_TEST=1
NC SDCOMN STATE CHANGE L	NO_TEST=1	NC ENET RESET L	NO_TEST=1
NC ENET MEDIA SENSE	NO_TEST=1	NC PCIE CLK100M DN2 P	NO_TEST=1
NC SOC WLAN JTAG TMS	NO_TEST=1	NC PCIE CLK100M DN2 N	NO_TEST=1
NC MESA MENUKEY L	NO_TEST=1	NC PCIEDN2 CLKREQ L	NO_TEST=1
NC SOC WLAN JTAG TCK	NO_TEST=1	NC PCIEDN2 RESET L	NO_TEST=1
NC PCC EVENT	NO_TEST=1	NC PCIE CLK100M DN3 P	NO_TEST=1
NC TPAD VIBE L	NO_TEST=1	NC PCIE CLK100M DN3 N	NO_TEST=1
NC SPI DESCRIPTOR OVERRIDE L	NO_TEST=1	NC PCIEDN3 CLKREQ L	NO_TEST=1
NC DISP GCION INT L	NO_TEST=1	NC PCIEDN3 RESET L	NO_TEST=1
NC PCH GCION INT L	NO_TEST=1	NC PCIE SSD1 R2D C P<0>	NO_TEST=1
NC SMC FAN 1 PWM	NO_TEST=1	NC PCIE SSD1 R2D C N<0>	NO_TEST=1
NC SMC FAN 1 TACH	NO_TEST=1	NC PCIE SSD1 D2R P<0>	NO_TEST=1
NC SMC LED ONEWIRE	NO_TEST=1	NC PCIE SSD1 D2R N<0>	NO_TEST=1
NC SSD1 SWCLK UART R2D	NO_TEST=1	NC PCIE SSD1 R2D C P<1>	NO_TEST=1
NC SSD1 SWDIO UART D2R	NO_TEST=1	NC PCIE SSD1 R2D C N<1>	NO_TEST=1
NC I2C SOC 5 SDA	NO_TEST=1	NC PCIE SSD1 D2R P<1>	NO_TEST=1
NC I2C SOC 5 SCL	NO_TEST=1	NC PCIE SSD1 D2R N<1>	NO_TEST=1
NC DFR TOUCH RSVD	NO_TEST=1	NC PCIE SSD1 R2D C P<2>	NO_TEST=1
NC PCHROM SW EN	NO_TEST=1	NC PCIE SSD1 R2D C N<2>	NO_TEST=1
NC I2S CODEC MCLK	NO_TEST=1	NC PCIE SSD1 D2R P<2>	NO_TEST=1
NC I2S HAWKING D2R	NO_TEST=1	NC PCIE SSD1 D2R N<2>	NO_TEST=1
NC I2S CODEC1 R2D R	NO_TEST=1	NC PCIE SSD1 R2D C P<3>	NO_TEST=1
NC I2S HAWKING BCLK R	NO_TEST=1	NC PCIE SSD1 R2D C N<3>	NO_TEST=1
NC I2S HAWKING LRCLK	NO_TEST=1	NC PCIE SSD1 D2R P<3>	NO_TEST=1
NC I2S CODEC1 MCLK	NO_TEST=1	NC PCIE SSD1 D2R N<3>	NO_TEST=1
NC I2C PLCAM SDA	NO_TEST=1	NC PCIE CLK100M SSD1 01 P	NO_TEST=1
NC I2C PLCAM SCL	NO_TEST=1	NC PCIE CLK100M SSD1 01 N	NO_TEST=1
NC FTCAM CLK12M R	NO_TEST=1	NC SSD1 CLKREQ0 L	NO_TEST=1
NC FTCAM RESET L	NO_TEST=1	NC SSD1 CLKREQ1 L	NO_TEST=1
NC PLCAM RX CLK12M R	NO_TEST=1	NC PCIE CLK100M SSD1 23 P	NO_TEST=1
NC PLCAM RX RESET L	NO_TEST=1	NC PCIE CLK100M SSD1 23 N	NO_TEST=1
NC PLCAM TX CLK12M R	NO_TEST=1	NC SSD1 CLKREQ2 L	NO_TEST=1
NC PLCAM TX RESET L	NO_TEST=1	NC SSD1 CLKREQ3 L	NO_TEST=1
NC PLCAM TX INT	NO_TEST=1	NC SSD1 PCIE RESET L	NO_TEST=1
		NC SSD1 CLK24M R	NO_TEST=1
		NC WLAN CONTEXT A	NO_TEST=1
		NC WLAN CONTEXT B	NO_TEST=1


### Project Specific Pull-Ups




### SoC Test Points




### Remote Feedback Sense (Buck 0, 2 & 5)



### Drop Circuit



### HPD KSF Comp Circuit



PAGE TITLE		
<b>SOC PROJECT SUPPORT</b>		
		DRAWING NUMBER 051-05309
Apple Inc.		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 5.1.0
BOM_COST_GROUP=SOC		BRANCH
8 OF 98		PAGE 48 OF 500
7 OF 98		SHEET 43 OF 98



ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

T151 FLEX CONNECTOR

ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

ESD Filters

ESD Filters




Output Voltage	16.0V +/- 2%
Iout (max avg)	6mA
OCP (min)	13 mA
Active Discharge	15 mA sink
Max Output Cap	0.5uF @ 16V

Mesa Power Sequencing Requirements

Power On: 1V8 -> 3V3 -> 16V0


MOJAVE 16V BOOST



Output Voltage	3.0V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	155mV
OCP (min)	250 mA
Active Discharge	280 Ohm Typ

3.0V MESA



EMC Filter



Output Voltage	1.85V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	50mV Typ @ 100mA
OCP (min)	250 mA
Active Discharge	230 Ohm Typ
Max Output Cap	10uF

1.85V MESA


EMC Filter



PAGE TITLE		T151	
Apple Inc.		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 500
		SHEET	44 OF 98

BOM\_COST\_GROUP=MESA

# VENUS




Part	Value	Quantity	Footprint	Power	Temp	Material	Notes	Pin
R5021	100K	1	54	1/20W	MF	201	UART SE R2D	36 45
R5022	100K	1	54	1/20W	MF	201	UART SE D2R	36 45
R5023	100K	1	54	1/20W	MF	201	UART SE R2D RTS L	36 45
R5024	100K	1	54	1/20W	MF	201	UART SE D2R CTS L	36 45
R5020	100K	1	54	1/20W	MF	201	SE_CTLR_FW_DWLD	34 45
R5025	100K	1	54	1/20W	MF	201	SE_DEV_WAKE	34 45
R5026	100K	1	54	1/20W	MF	201	SE_PWR_EN	45

EXTRA PULLDOWN ADDED PER J152

BOM\_COST\_GROUP=SOC

PAGE TITLE		
<b>SECURE ELEMENT</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	50 OF 500
	SHEET	45 OF 98

# T139 Support




Output Voltage	1.8V +/- 2%
Iout (max avg)	250mA
Dropout Voltage	250mV
OCV (min)	250 mA
Active Discharge	280 Ohm Typ


Slew Rate	2.5V/ms
RDS(on)	40 mOhm Typ 55 mOhm Max
Current	1A Max
Active Discharge	150 Ohm Typ

PAGE TITLE		
<b>T139 SUPPORT</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	51 OF 500
	SHEET	46 OF 98
	BOM_COST_GROUP=DFR	


### CFL PCH S0 "SMBUS 0" CONNECTIONS




### SMC I2C "3" S0 Connections




### SMC I2C "4" G3H Connections




### SMC I2C "6" G3H Connections




### SMC I2C "5" G3S Connections




### CFL I2C PCH "SML0" CONNECTIONS




### SMC I2C "2" S0 Connections



### SMC I2C "1" S0 Connections










### SMC I2C "0" G3H CONNECTIONS



(NOTE:ALSO CONNECT TO ARKANOID DEBUG CONN, J3000)

PAGE TITLE	
I2C CONNECTIONS 1	
Apple Inc.	DRAWING NUMBER 051-05309
	REVISION 5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH
	PAGE 52 OF 500
	SHEET 47 OF 98



Device	SMC IF	ADDR. (8b)
ACE XA	I2C0	0X70/1
ACE XB	I2C0	0X7E/F
NC.	I2C1	
TEMP. SENSOR A	I2C2	0X90/1
TEMP. SENSOR B	I2C2	0X92/3
TCON	I2C3	0X10-1F
Charger	I2C4	0X12/3
Battery	I2C4	0X16/7
Calpe	I2C4	0XE8/9
Trackpad	I2C5	0X98/9
EADC1	I2C5	0X10/1
EADC2	I2C5	0X12/3
SSD	I2C6	0XF2/3
SOC IF (AP)		
Left Spkr Amp.(U6400)	I2C0	0X62/3
Left Spkr Amp.(U6450)	I2C0	0X64/5
Right Spkr Amp.(U6500)	I2C1	0X66/7
Right Spkr Amp.(U6550)	I2C1	0X68/9
Audio Codec	I2C2	0X90/1
ALS	I2C3	0X52/3
DFR Display	I2C4	0X98/9
DFR Touch	I2C4	0XA0/1
NC.	I2C5	
Spkr ID1	I2C6	
Spkr ID0	I2C6	
SIP IF (ISP)		
FT Camera	I2C0	0X6C/D
FHSi2	I2C0	0X90/1
NC.	I2C1	
AOP IF		
NC.	I2C0	


PAGE TITLE <b>I2C CONNECTIONS 2</b>		
	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE 53 OF 500	SHEET 48 OF 98

BOM\_COST\_GROUP=SMC




### CPU High Side Current Sense (ICOR)

Gain: 100x, EDP: 8.868 A  
 Rsense: 0.002 (R5400) [Production]  
 Vsense: 17.7 mV, Range: 12.5 A  
 SMC ADC: 00




### LCD Backlight Current Sense (IBLR)

Gain: 100x, EDP: 0.902 A  
 Rsense: 0.025 (R8400)  
 Vsense: 22.6 mV, Range: 1.32 A




### OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 5.227 A  
 Rsense: 0.005 (R5410) or SHORT  
 Vsense: 26.1 mV, Range: 6.0 A  
 MUX: A1




### Left AMP Current Sense (IALR)

Gain: 200x, EDP: 2.6 A  
 Rsense: 0.005 (R5440) or SHORT  
 Vsense: 13 mV, Range: 3.3 A




### OTHER 3.3V High Side Current Sense (IO3R)

Gain: 100x, EDP: 6.736 A  
 Rsense: 0.003 (R5440) or SHORT  
 Vsense: 20.2 mV, Range: 10 A  
 MUX: A0




### Right AMP Current Sense (IARR)

Gain: 200x, EDP: 2.6 A  
 Rsense: 0.005 (R54B0) or SHORT  
 Vsense: 13 mV, Range: 3.3 A




### 3.3V RTC High Side Current Sense (IR3R)

Gain: 100x, EDP: 2.413 A  
 Rsense: 0.01 (R5420) or SHORT  
 Vsense: 24.1 mV, Range: 3.3 A  
 EADC1: CH4




### PBUS Voltage Sense & Enable (VPOR)

GAIN: 0.089X  
 VNOMINAL: 12.6 V, RANGE: 14.05 V  
 SMC ADC: 01




### DC In Voltage Sense (VDOR)

GAIN: 0.058X  
 VNOMINAL: 16.5 V, RANGE: 21.45 V  
 SMC ADC: 04




### NAND Current Sense (IHNR)

Gain: 100x, EDP: 1.471 A  
 Rsense: 0.02 (R5460) [Production]  
 Vsense: 29.4 mV, Range: 1.5 A  
 MUX: A6




### DC-IN (AMON) Current Sense (IDOR)

Charger Gain: 20x  
 EDP: 4.6 A  
 Rsense: 0.010 (R7020)  
 SMC ADC: 03



### Charger (BMON) Current Sense (IPBR)

Charger Gain: 7.9x  
 EDP: 20.83 A  
 Rsense: 0.005 (R7060)  
 SMC ADC: 02



Stuff 0.005 for PVT per <rdar://49214265>


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,	LR5418,R5448, R5468		LOADRC:NO

PAGE TITLE		POWER SENSORS HIGH SIDE	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		54 OF 500	
SHEET		49 OF 98	

BOM\_COST\_GROUP=SENSORS


### CPU VCCIO Current Sense (IC1C)

Gain: 200x, EDP: 3.6 A  
 Rsense: 0.003 (R8102) or SHORT  
 Vsense: 10.8 mV, Range: 5 A  
 PMU AMUX: A3




### DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 200x, EDP: 6.9 A  
 Rsense: 0.002 (R8118) or SHORT  
 Vsense: 13.8 mV, Range: 7.5 A  
 PMU AMUX: A4




### CPU DDR 1.2V S3 (CPU Only) Current Sense (IMCC)

Gain: 200x, EDP: 2.6 A  
 Rsense: 0.005 (R5510) or SHORT  
 Vsense: 13 mV, Range: 3 A  
 PMU AMUX: B2




### DFR Current Sense (IF3C)

Gain: 100x, EDP: 0.75 A  
 Rsense: 0.025 (R5520) or SHORT  
 Vsense: 18.8 mV, Range: 1.32 A




### WLANBT 3.3V Current Sense (IW3C)

Gain: 163.3x, EDP: 1.698 A  
 Rsense: 0.003 (R5530) or Rsense SHORT  
 VSENSE: 5.09 mV, RANGE: 2.55 A  
 SMC ADC: 05




### CPU Core Current Sense (ICAC)

Gain: 104.38x, EDP: 64 A  
 Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375  
 Vsense: 24 mV, Range: 76.64 A  
 PMU AMUX: B7




### CPU Core Voltage Sense (VCAC)

PMU AMUX: B4




### CPU GT+GTX Current Sense (ICGC)

Gain: 104.38x, EDP: 64 A  
 Rsense: 2x of 0.00075 (R7410, R7420), Rsum: 0.000375  
 Vsense: 24 mV, Range: 76.64 A  
 PMU AMUX: B6



### CPU GT Voltage Sense (VCGC)

PMU AMUX: B5




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	6	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	R5508,R5518,R5568,R5544A,R558A,C5539		LOADRC:NO

PAGE TITLE		POWER SENSORS LOAD SIDE	
Apple Inc.		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 500
		SHEET	50 OF 98

BOM\_COST\_GROUP=SENSORS


### Thunderbolt TBD Left Current Sense (IULC)

Gain: 200x, EDP: 0.7 A  
Rsense: 0.025 (R5640) or SHORT  
Vsense: 17.5 mV, Range: 0.66 A




### CPU Reg. ALSCAM, LCD 5V Current Sense (IC5C)

Gain: 200x, EDP: 0.42+0.1+0.1 A  
Rsense: 0.025 (R5660) or SHORT  
Vsense: 15.5 mV, Range: 0.60 A  
PMU AMUX: A7




### LCD Panel 3.3V Current Sense (ILDC)

Gain: 200x, EDP: 1 A  
Rsense: 0.01 (R5620) or SHORT  
Vsense: 10 mV, Range: 1.5 A




### LPDDR 1.8V Current Sense (IM1C)

Gain: 200x, EDP: 0.45 A  
Rsense: 0.005 (R5630) or SHORT  
Vsense: 2.25 mV, Range: 3.3 A




### Trackpad 3V Current Sense (IT3C)

Gain: 200x, EDP: 0.05 A  
Rsense: 0.1 (R5650) or SHORT  
Vsense: 5 mV, Range: 0.17 A




### 1.8V Standby Current Sense

Gain: None, EDP: 0.65 A  
Rsense: 0.025 (R56B0) or SHORT  
Vsense: 16.25 mV




### WLANBT 1.8V Current Sense (IW2C)

Gain: 200x, EDP: 0.0085 A  
Rsense: 1 (R5680) or SHORT  
Vsense: 8.5 mV, Range: 0.013 A  
SMC ADC: 06



### Keyboard 3.3V Current Sense (IK3C)

Gain: 200x, EDP: 0.043 A  
Rsense: 0.1 (R5690) or SHORT  
Vsense: 4.3 mV, Range: 0.17 A




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	R5628,R5668,R5688		LOADRC:NO

PAGE TITLE POWER SENSORS EXTENDED		DRAWING NUMBER 051-05309	SIZE D
Apple Inc.		REVISION 5.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT REVEAL OR FURNISH IT IN WHOLE OR PART I WILL ALL RIGHTS RESERVED		PAGE 56 OF 500	SHEET 51 OF 98

BOM\_COST\_GROUP=SENSORS


### Calpe 3.3V Input Current Left (IP3C)

Gain: 100x, EDP: 10.224 A  
 Rsense: 0.002 (R5780)  
 Vsense: 20.448 mV, Range: 12.5 A




### CPU SA Current Sense (ICSC)

Gain: 100X, EDP: 9.5 A  
 Rsense: 0.002 (R7270)  
 Vsense: 19 mV, Range: 15 A  
 PMU AMUX: B1




### KB backlite Current Sense (IKBC)

Gain: 200x, EDP: 0.17 A  
 Rsense: 0.05 (R5730)  
 Vsense: 8.5 mV, Range: 0.33 A




### CPU SA Voltage Sense (VCSC)

PMU AMUX: B3




### CPU EDRAM Current Sense (ICEC)

Gain: 200x, EDP: 6.2 A  
 Rsense: 0.002 (R7702) or SHORT  
 Vsense: 12.4 mV, Range: 7.5 A  
 PMU AMUX: A2



### EADC2

(Write: 0x12 Read: 0x13)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES.MTL.FILM.100K,1/16W,0201,SMD,LF	R5777,R5788,R5798		LOADRC:NO

BOM\_COST\_GROUP=SENSORS

PAGE TITLE		POWER SENSORS EXTENDED 2	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		57 OF 500	
SHEET		52 OF 98	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 2 NOT TO REPRODUCE OR COPY IT  
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
 4 ALL RIGHTS RESERVED

**Thermal Sensor A:**  
TBT Die, NAND, WIFI, I/O proximity

I2C Write: 0x90, I2C Read: 0x91

**TBT Die Thermal Diode (TTLD)**

Placement Note:  
The P leg connects to THERMDA of TBT die.  
The N leg connectd to GND pin close to THERMDA.

**WIFI Proximity (TWOP)**



Placement Note:  
BOTTOM side of WIFI/BT module

**NAND Proximity #1 (TH0b)**

Placement note:  
BOTTOM side between NAND devices

**NAND Proximity #2 (TH0a)**

Placement note:  
TOP side between NAND devices



**Thermal Sensor: LEFT IO proximity (TI0P)**

Placement Note:  
TOP side, close to TBT die.

**Thermal Sensor B**  
Fin Stack, CPU Proximity, Memory Proximity, and CPU VR

I2C Write: 0x92, I2C Read: 0x93

**Thermal Diode: Ambient (TMLB)**

Placement Note:  
Airflow thermal indicator, TOP side.

**CPU Proximity (TCOP)**



Placement Note:  
TOP side of CPU.

**Memory Proximity (TMOP)**

Placement Note:  
TOP side between main memory devices.

**Memory Proximity (TM1P)**

Placement Note:  
BOTTOM side between main memory devices.



**Thermal Sensor: Fin Stack (Th1H)**


Placement Note:  
TOP side, top right of MLB.

PAGE TITLE		
<b>THERMAL SENSORS</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		
BRANCH	PAGE	58 OF 500
SHEET	53 OF 98	

Probe Points for Power Validation


Trackpad 5V Current Sense (IT5C)

Gain: 200x, EDP: 0.0055 A  
 Rsense: 0.1 (R5940) or SHORT  
 Vsense: 0.55 mV, Range: 0.17 A




LCD Panel 5V Current Sense (IL5C)

Gain: 200x, EDP: 0.1 A  
 Rsense: 0.1 (R5921) or SHORT  
 Vsense: 10 mV, Range: 0.17 A





Ocarina Current Sense (IHCC)

Gain: 100x, EDP: 2.139 A  
 Rsense: 0.01 (R5920) [Production]  
 Vsense: 21.4 mV, Range: 3.0 A  
 MUX: A5



MESA Current Sense (IIDC)

Gain: 200x, EDP: 0.176 A  
 Rsense: 0.050 (R5530) or SHORT  
 Vsense: 8.8 mV, Range: 0.33 A



49	ISNS HS CPU P	TP5901	PLACE_SIDE=TOP PLACE_NEAR=R5400:5MM	76	ISNS LCDPANEL P	TP5939	PLACE_SIDE=TOP PLACE_NEAR=R5400:5MM
49	ISNS HS CPU N	TP5902	PLACE_SIDE=TOP PLACE_NEAR=R5400:5MM	76	ISNS LCDPANEL N	TP5940	PLACE_SIDE=TOP PLACE_NEAR=R5400:5MM
49	ISNS HS OTHER5V P	TP5903	PLACE_SIDE=TOP PLACE_NEAR=R5410:6MM	51	ISNS TPADP3V3 P	TP5941	PLACE_SIDE=TOP PLACE_NEAR=R5550:10MM
49	ISNS HS OTHER5V N	TP5904	PLACE_SIDE=TOP PLACE_NEAR=R5410:6MM	51	ISNS TPADP3V3 N	TP5942	PLACE_SIDE=TOP PLACE_NEAR=R5550:10MM
49	ISNS HS OTHER3V3 P	TP5905	PLACE_SIDE=TOP PLACE_NEAR=R5440:5MM	51	ISNS WLANBTP1V8 P	TP5943	PLACE_SIDE=TOP PLACE_NEAR=R5660:5MM
49	ISNS HS OTHER3V3 N	TP5906	PLACE_SIDE=TOP PLACE_NEAR=R5440:5MM	51	ISNS WLANBTP1V8 N	TP5944	PLACE_SIDE=TOP PLACE_NEAR=R5660:5MM
49	ISNS HS 3V3RTC P	TP5907	PLACE_SIDE=TOP PLACE_NEAR=R5420:5MM	52	ISNS CALPE P	TP5945	PLACE_SIDE=TOP PLACE_NEAR=R5780:5MM
49	ISNS HS 3V3RTC N	TP5908	PLACE_SIDE=TOP PLACE_NEAR=R5420:5MM	52	ISNS CALPE N	TP5946	PLACE_SIDE=TOP PLACE_NEAR=R5780:5MM
49	ISNS SSDNAND P	TP5909	PLACE_SIDE=TOP PLACE_NEAR=R5460:5MM	52	ISNS KBELT P	TP5947	PLACE_SIDE=TOP PLACE_NEAR=R5730:5MM
49	ISNS SSDNAND N	TP5910	PLACE_SIDE=TOP PLACE_NEAR=R5460:5MM	52	ISNS KBELT N	TP5948	PLACE_SIDE=TOP PLACE_NEAR=R5730:5MM
49	ISNS LCDBKLT P	TP5911	PLACE_SIDE=TOP PLACE_NEAR=R8400:30MM	66	CPUSA ISNS R P	TP5949	PLACE_SIDE=TOP PLACE_NEAR=R7274:5MM
49	ISNS LCDBKLT N	TP5912	PLACE_SIDE=TOP PLACE_NEAR=R8400:30MM	66	CPUSA ISNS R N	TP5950	PLACE_SIDE=TOP PLACE_NEAR=R7274:5MM
49	ISNS SPKRAMP LEFT P	TP5913	PLACE_SIDE=TOP PLACE_NEAR=R5440:5MM	69	ISNS CPUEDRAM P	TP5951	PLACE_NEAR=R7702:5MM
49	ISNS SPKRAMP LEFT N	TP5914	PLACE_SIDE=TOP PLACE_NEAR=R5440:5MM	69	ISNS CPUEDRAM N	TP5952	PLACE_NEAR=R7702:5MM
49	ISNS SPKRAMP RIGHT P	TP5915	PLACE_SIDE=TOP PLACE_NEAR=R5480:5MM	54	ISNS TPADP5V P	TP5953	PLACE_SIDE=TOP PLACE_NEAR=R5940:10MM
49	ISNS SPKRAMP RIGHT N	TP5916	PLACE_SIDE=TOP PLACE_NEAR=R5480:5MM	54	ISNS TPADP5V N	TP5954	PLACE_SIDE=TOP PLACE_NEAR=R5940:10MM
49	CHGR CSI R P	TP5917	PLACE_SIDE=TOP PLACE_NEAR=R7020:5MM	76	ISNS PP5V LCD P	TP5955	PLACE_SIDE=TOP PLACE_NEAR=R8521:5MM
49	CHGR CSI R N	TP5918	PLACE_SIDE=TOP PLACE_NEAR=R7020:5MM	76	ISNS PP5V LCD N	TP5956	PLACE_SIDE=TOP PLACE_NEAR=R8521:5MM
49	CHGR AMON	TP5919	PLACE_SIDE=TOP	54	ISNS OCARINA P	TP5957	PLACE_SIDE=TOP PLACE_NEAR=R5920:5MM
49	CHGR CSO R P	TP5920	PLACE_SIDE=TOP PLACE_NEAR=R7060:30MM	54	ISNS OCARINA N	TP5958	PLACE_SIDE=TOP PLACE_NEAR=R5920:5MM
49	CHGR CSO R N	TP5921	PLACE_SIDE=TOP PLACE_NEAR=R7060:30MM	54	ISNS MESA P	TP5959	PLACE_SIDE=TOP PLACE_NEAR=R5930:5MM
49	CHGR BMON	TP5922	PLACE_SIDE=TOP	54	ISNS MESA N	TP5960	PLACE_SIDE=TOP PLACE_NEAR=R5930:5MM
49	PVCCIOS0 CS P	TP5923	PLACE_SIDE=TOP PLACE_NEAR=R8102:5MM	86	PPVPCORE S5	TP5961	PLACE_SIDE=TOP PLACE_NEAR=L7820:5MM
49	PVCCIOS0 CS N	TP5924	PLACE_SIDE=TOP PLACE_NEAR=R8102:5MM	86	PVCC FB P	TP5962	PLACE_SIDE=TOP PLACE_NEAR=R5950:10MM
49	ISNS CPUDDR P	TP5925	PLACE_SIDE=TOP PLACE_NEAR=R8118:5MM	7	PPIV PRIM	TP5963	PLACE_SIDE=TOP PLACE_NEAR=L7821:5MM
49	ISNS CPUDDR N	TP5926	PLACE_SIDE=TOP PLACE_NEAR=R8118:5MM	7	P1VPRIM FB R	TP5964	PLACE_SIDE=TOP PLACE_NEAR=R8053:10MM
49	ISNS CPUVDDO P	TP5927	PLACE_SIDE=TOP PLACE_NEAR=R5510:5MM	51	ISNS KBDP3V3 P	TP5965	PLACE_SIDE=TOP PLACE_NEAR=R5690:5MM
49	ISNS CPUVDDO N	TP5928	PLACE_SIDE=TOP PLACE_NEAR=R5510:5MM	51	ISNS KBDP3V3 N	TP5966	PLACE_SIDE=TOP PLACE_NEAR=R5690:5MM
49	ISNS DFR3V3 P	TP5929	PLACE_SIDE=TOP PLACE_NEAR=R5520:5MM	51	ISNS P5VCPUREGMISC P	TP5967	PLACE_SIDE=TOP PLACE_NEAR=R5660:5MM
49	ISNS DFR3V3 N	TP5930	PLACE_SIDE=TOP PLACE_NEAR=R5520:5MM	51	ISNS P5VCPUREGMISC N	TP5968	PLACE_SIDE=TOP PLACE_NEAR=R5660:5MM
49	ISNS WLANBTP3V3 P	TP5931	PLACE_SIDE=TOP PLACE_NEAR=R5530:5MM	51	ISNS P1V8LPDDR P	TP5969	PLACE_SIDE=TOP PLACE_NEAR=R5630:5MM
49	ISNS WLANBTP3V3 N	TP5932	PLACE_SIDE=TOP PLACE_NEAR=R5530:5MM	51	ISNS P1V8LPDDR N	TP5970	PLACE_SIDE=TOP PLACE_NEAR=R5630:5MM
49	ISNS CPUVR P	TP5933	PLACE_SIDE=TOP PLACE_NEAR=R5542:30MM	50	ISNS P1V8G3S P	TP5971	PLACE_SIDE=TOP PLACE_NEAR=R5680:5MM
49	ISNS CPUVR N	TP5934	PLACE_SIDE=TOP PLACE_NEAR=R5542:30MM	50	ISNS P1V8G3S N	TP5972	PLACE_SIDE=TOP PLACE_NEAR=R5680:5MM
49	ISNS CPUGT P	TP5935	PLACE_SIDE=TOP PLACE_NEAR=R5583:10MM	50			
49	ISNS CPUGT N	TP5936	PLACE_SIDE=TOP PLACE_NEAR=R5583:10MM	50			
49	ISNS TBTX P	TP5937	PLACE_SIDE=TOP PLACE_NEAR=R5640:5MM	51			
49	ISNS TBTX N	TP5938	PLACE_SIDE=TOP PLACE_NEAR=R5640:5MM	51			

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	R5928	CRITICAL	LOADRC:NO

PAGE TITLE: POWER SENSORS EXTENDED 3




Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 2 NOT TO REPRODUCE OR COPY IT  
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
 4 ALL RIGHTS RESERVED

DRAWING NUMBER	051-05309	SIZE	D
REVISION	5.1.0	BRANCH	
PAGE	59 OF 500	SHEET	54 OF 98

BOM\_COST\_GROUP=SENSORS

# FAN CONTROL



BOM\_COST\_GROUP=FAN

PAGE TITLE Fans/SMC/AMUX Support		
	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE 60 OF 500
SHEET		SHEET 55 OF 98

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

BOM\_COST\_GROUP=AUDIO

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>AUDIO PLACEHOLDER</b>			
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	62 OF 500
		SHEET	56 OF 98

8

7

6

5

4


3

2

1



AUDIO JACK CODEC I2C ADDRESS		
AD1	AD0	ADDRESS
GND	GND	0x48 <--
GND	1.8V	0x49
1.8V	GND	0x4A
1.8V	1.8V	0x4B




- TP6300 I2S\_CODEC\_LRCLK\_R  
A PLACE\_NEAR=U6300.B5:30MM
- TP6301 I2S\_CODEC\_R2D  
A PLACE\_NEAR=U6300.A5:30MM
- TP6302 I2S\_CODEC\_D2R  
A PLACE\_NEAR=U3900.Y33:30MM
- TP6303 I2S\_CODEC\_BCLK  
A PLACE\_NEAR=U6300.B4:30MM
- TP6304 I2C\_CODEC\_SDA  
A PLACE\_NEAR=U6300.A1:30MM
- TP6305 I2C\_CODEC\_SCL  
A PLACE\_NEAR=U6300.R2:30MM
- TP6306  
A PLACE\_NEAR=TP6303.1:20MM

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>AUDIO JACK CODEC</b>			
		DRAWING NUMBER	SIZE
		051-05309	D
		REVISION	
			5.1.0
		BRANCH	
		PAGE	63 OF 500
		SHEET	57 OF 98
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			


BOM\_COST\_GROUP=AUDIO

# 2X MONO SPEAKER LEFT AMPLIFIERS

APN: 353S01252  
GAIN: 0DBFS = xxVRMS



LEFT BULK CAPACITANCE



MODE PIN	I2C ADDR	CHANNEL
GND	0x31	REAR LEFT
470 to GND	0x32	FRONT LEFT
470 to IOVDD	0x33	REAR RIGHT
2K2 to GND	0x34	FRONT RIGHT
2K2 to IOVDD	0x35	
10K to GND	0x36	
10K to IOVDD	0x37	
47K to IOVDD	0x38	

PP6407 P5MM-SP SM-SP

TP6400 I2S\_SPKRAMP\_L\_LRCLK\_R

TP6401 I2S\_SPKRAMP\_L\_R2D

TP6402 I2S\_SPKRAMP\_L\_D2R

TP6403 I2S\_SPKRAMP\_L\_BCLK

TP6404 I2C\_SPKRAMP\_L\_SDA

TP6405 I2C\_SPKRAMP\_L\_SCL

TP6406

PP6407 P5MM-SP SM-SP

TP6407 PPBUS\_G3H\_SPKRAMP\_LEFT

TP6408 PP1V8\_G3S

TP6409 SPKRAMP\_RESET\_L

SYNC\_MASTER=

PAGE TITLE

## AUDIO LEFT AMPLIFIERS

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER	051-05309	SIZE	D
REVISION	5.1.0	BRANCH	
PAGE	64 OF 500	SHEET	58 OF 98

BOM\_COST\_GROUP=AUDIO

# 2X MONO SPEAKER RIGHT AMPLIFIERS

APN: 353S01252  
GAIN: 0DBFS = xxVRMS



MODE PIN	I2C ADDR	CHANNEL
GND	0x31	LEFT REAR
470 to GND	0x32	LEFT FRONT
470 to IOVDD	0x33	RIGHT REAR
2K2 to GND	0x34	RIGHT FRONT
2K2 to IOVDD	0x35	
10K to GND	0x36	
10K to IOVDD	0x37	
47K to IOVDD	0x38	

TP6500	I2S_SPKRAMP_R_LRCLK_R	43 59
TP6501	I2S_SPKRAMP_R_R2D	43 59
TP6503	I2S_SPKRAMP_R_BCLK	43 59
TP6504	I2C_SPKRAMP_R_SDA	36 59
TP6505	I2C_SPKRAMP_R_SCL	36 59
TP6506	SPKRAMP_RESET_L	34 58 59
TP6507	PPBUS_G3H_SPKRAMP_RIGHT	49 59
TP6508	PP1V8_G3S	18 43 44 45 46 47 48 51 55 57 59
TP6509	SPKRAMP_RESET_L	34 58 59

RIGHT BULK CAPACITANCE

CRITICAL C6583 330UF  
CRITICAL C6584 330UF  
CRITICAL C6585 330UF  
CRITICAL C6586 330UF  
CRITICAL C6587 330UF  
CRITICAL C6588 330UF

PPBUS\_G3H\_SPKRAMP\_RIGHT

SPKRAMP\_FR\_MODE

SPKRAMP\_FR\_MODE

MODE PIN I2C ADDR CHANNEL

Apple Inc.

051-05309

5.1.0

65 OF 500

59 OF 98

BOM\_COST\_GROUP=AUDIO

D

D

C

C


B

B


A

A



### Digital Mic Flex Connector



### DMIC Secure Disable



### AUDIO JACK FLEX CONNECTOR




PAGE TITLE		
<b>AUDIO FLEX CONNECTORS</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	66 OF 500	
SHEET	60 OF 98	

BOM\_COST\_GROUP=AUDIO

3.3V RSLOC ISOLATION KEYS/ASIC RESET

MEMBRANE ZIF CONNECTOR



KEYBOARD INTERFACE - IO EXPANDER

WRITE ADDRESS = 0X42  
READ ADDRESS = 0X43

WRITE ADDRESS = 0X40  
READ ADDRESS = 0X41

KBD_ID PIN	CONNECTION ON MEMBRANE KBD
ANSI	FLOAT
ISO	HIGH
JIS	GND


<p>KEYBOARD &amp; TRACKPAD 1</p>			
DRAWING NUMBER	051-05309	SIZE	D
REVISION	5.1.0	BRANCH	
PAGE	67 OF 500	SHEET	61 OF 98

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR CIRCULATE IT  
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

BOM\_COST\_GROUP=KEYBOARD

# Trackpad Level Shifting

# TPAD CONNECTOR





PAGE TITLE		
<b>Keyboard &amp; Trackpad 2</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	68 OF 500	
SHEET	62 OF 98	

BOM\_COST\_GROUP=TRACKPAD

BMU LOGIC CONNECTOR

BATTERY (BMU) FLEX SOLDER PADS


BMU POWER FLEX IS SOLDERED TO MLB.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-00731	1	PCBA, FLEX, BMU PWR, X502	J6950	CRITICAL	


SMC Reset Circuit

Right Shift & Left Option Control followed by ON OFF button press.




3.3V G3H RTC VR

VOUT = 3.304V  
6A Max Output  
f = 1.25 MHZ




PAGE TITLE <b>BATTERY CONN, 3V3 G3H RTC VR</b>		
	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
PAGE 69 OF 500	SHEET 63 OF 98	



PAGE TITLE		
PBUS SUPPLY & BATTERY CHARGER		
DRAWING NUMBER		SIZE
051-05309		D
REVISION		5.1.0
BRANCH		
PAGE		70 OF 500
SHEET		64 OF 98
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		


BOM\_COST\_GROUP=PLATFORM POWER





PAGE TITLE		VR CORE & SA IMVP CTRL	
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		PAGE	71 OF 500
		SHEET	65 OF 98

BOM\_COST\_GROUP=CPU & CHIPSET




Vout = 0.55 - 1.5V  
 IccMax = 64A  
 F = 750kHz


Vout = 0.55 - 1.15V  
 ICCMAX = 8.5A  
 F = 750kHz

PAGE TITLE		
VR CORE & SA IMVP		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
2 NOT TO REPRODUCE OR COPY IT		
3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART		
4 ALL RIGHTS RESERVED		
BRANCH		
PAGE	72 OF 500	
SHEET	66 OF 98	


Vout = 0.55 - 1.5V  
IccMax = 64A  
F = 750kHz



CPU VCCGT/GTx Phase 1  
2018/07/17 NOTE: DRIVER CONNECTIONS PRELIMINARY



CPU VCCGT/GTx Phase 2  
2018/07/17 NOTE: DRIVER CONNECTIONS PRELIMINARY



- 67 CPUGT1\_GL0 P2MM 1 PP7433
- 67 CPUGT1\_FCCM P2MM 1 PP7412
- 67 CPUGT1\_DRVH P2MM 1 PP7411
- 67 CPUGT2\_GL0 P2MM 1 PP7430

BOM\_COST\_GROUP=CPU & CHIPSET



PAGE TITLE		VR GT & GTX IMVP	
	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IY ALL RIGHTS RESERVED		PAGE	74 OF 500
		SHEET	67 OF 98

5V G3S

Vout = 5.1V  
IOUT MAX = 7.997A  
F = 500 KHZ

3V3 G3H




Vout = 3.3V  
Iout Max = 10.9A  
F = 500 KHZ



SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>VR 5V, 3V3</b>		DRAWING NUMBER	SIZE
		051-05309	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	5.1.0
		BRANCH	
		PAGE	76 OF 500
		SHEET	68 OF 98

BOM\_COST\_GROUP=PLATFORM POWER

1V EDRAM & EOPIO




ZVM is CMOS DC Output:  
 V\_OL Max = Vcc \* 0.1V  
 V\_OH Min = Vcc \* 0.9V  
 Vcc referred to in these specs refers to VccST/IO

PAGE TITLE		
VR EOPIO EDRAM		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED	BRANCH	
	PAGE	77 OF 500
	SHEET	69 OF 98

Note : Design based on Calpe ERS - D2449-A0-110-00\_0v3.pdf (Radar# 24696002)  
 System Block Diagram - T290 Power System Architecture .v9  
 Optimize components for individual projects based on EDP(A)  
 Buck 0, 2, 5, 7, 8, 9 and 10 have option for Remote Sense.  
 PP3V3 G3H PMU VDDMAIN

CRITICAL  
 OMIT\_TABLE

Vout = 0.625V - 1.06V  
 Iout\_Max = 13.4A  
 F = 2MHz & 4MHz  
 PPVDDCPU AWAKE



VOUT = 0.7-1 V  
 IOUT\_MAX = 4 A  
 F = 3MHz  
 PPVPCORE S5

VOUT = 1.05 V  
 IOUT\_MAX = 6 A  
 F = 3MHz  
 PPIV PRIM

VOUT = 0.9 V  
 IOUT\_MAX = 3 A  
 F = 3MHz  
 PP0V9 SSD0

VOUT = 1.2/1.8 V  
 IOUT\_MAX = 3 A  
 F = 3MHz  
 PPVCCO ANI SSD0

Vout = 0.8V - 1.06V  
 Iout\_Max = 1A  
 F = 3MHz  
 PPVDDCPUSRAM AWAKE

Vout = 0.82V  
 Iout\_Max = 6A  
 F = 3MHz  
 PP0V82 SLPDDR

Vout = 1.8V  
 Iout\_Max = 2.5A  
 F = 3MHz  
 PPIV8 SLPS2R

Vout = 1.1V  
 Iout\_Max = 4A  
 F = 3MHz  
 PPIV1 SLPS2R

Vout = 0.9V  
 Iout\_Max = 4A  
 F = 3MHz  
 PP0V9 SLPDDR

Supplied Current


BUCK3_SW1	PPIV8 AWAKE	27 37 40 42 43 62 72 83	0.3A
BUCK3_SW2	PPIV8 SLPS2R PMUVDDGPIO	70 83	0.3A
BUCK3_SW3_0	PPIV8 S5	42 47 53 13 14 15 16 17 18 32	1.0A
BUCK3_SW4_0	PPIV8 S3	61	1.0A
BUCK3_SW4_1	U8		
BUCK3_SW5	PPIV8 IO SSD0 R	61	0.5A
BUCK4_SW1	P7	NC	0.5A
BUCK6_SW1	R6	NC	0.3A
BUCK8_SW1	P13	NC PPBUCK8 SW1	0.3A
BUCK8_SW2	P12	PPIV S3	0.3A

PAGE TITLE		PMIC BUCKS AND SWS	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		78 OF 500	
SHEET		70 OF 98	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 2 NOT TO REPRODUCE OR COPY IT  
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
 4 ALL RIGHTS RESERVED

BOM\_COST\_GROUP=PLATFORM POWER

D




C


B

A

CRITICAL OMIT\_TABLE




1.1V SLPDDR SWITCH



PAGE TITLE		
<b>PMIC LDOs</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 11V ALL RIGHTS RESERVED		BRANCH
		PAGE
		SHEET
		71 OF 98




CRITICAL OMIT\_TABLE

U7800 D2449A0P0FUAVAE2



Caution : AMUX programmed with Gain 1 have inputs less than 1.5V


VDD\_HI Threshold Select




PAGE TITLE		
<b>PMIC GPIOs &amp; CONTROL</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		
BRANCH	80 OF 500	
PAGE	72 OF 98	
SHEET		



1.2V VDDQ & 0.6V VTT




VTT Vout = 0.6V  
IccMax = 0.512A MAX OUTPUT  
0.95V VCCIO



VCCIO EN LOGIC


VCCIO EN BYPASS



PAGE TITLE		VR VDDQ VCCIO	
DRAWING NUMBER		051-05309	
REVISION		5.1.0	
BRANCH		81 OF 500	
PAGE		73 OF 98	
SHEET		BOM_COST_GROUP=PLATFORM_POWER	


Apple Inc.  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
11 NOT TO REPRODUCE OR COPY IT  
111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
1111 ALL RIGHTS RESERVED

### 3.3V G3 Standby Switch




Part	SLG5AP1445V
R(on) @ 3.6V	7.8 mOhm Typ 8.5 mOhm Max
Current	4A Max

### 1.8V G3 Standby Switch




Part	SLG5AP1445V
R(on) @ 3.6V	7.8 mOhm Typ 8.5 mOhm Max
Current	4A Max

### 3.3V Sensor Switch



Part	SLGAP1569V
Type	Load Switch
R(on) @ 3.6V	34 mOhm Typ 46 mOhm Max
Current	1A Max


### 1.2V S0SW VCCPLL\_OC Switch



Part	SLG5AP1635V
Type	Load Switch
R(on) @ 3.3V	27.5 mOhm Typ 31 mOhm Max
Current	2.5A Max


VCCPLL\_OC has turn-on requirement of 11uS min and 240uS max from EN to 1.1V

### 5V Sensor Switch



Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A

### 3.3V S0SW TBT X Switch




PART	SLG5AP1756V
Type	Load Switch
R(on) @ 4A	7.8 mOhm Typ 9.6 mOhm Max
Current	4A Max

PAGE TITLE		
<b>POWER FETS</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	82 OF 500
	SHEET	74 OF 98

Page Notes

Power aliases required by this page:  
 - =PPVIN\_S0SW\_LCDBKLT\_FET (9-12.6V LCD BACKLIGHT INPUT)  
 - =PP5V\_S0\_BKLT (5V BACKLIGHT DRIVER INPUT)



PLATFORM\_RESET NO LONGER GATES THE BKLT\_EN AS BOTH COME FROM PCH NOW

J79 DISPLAY  
 Vout = 46V Typ, 55V Max  
 Iout = 0.12A Typ, 0.15A Max  
 Fs = 625kHz Typ (+/- 7%)

LINE WIDTHS	PBUS LINE WIDTHS	LCD BKLT LINE WIDTHS
PP5V_S0_BKLT_A MIN LINE WIDTH=0.2000 MIN NECK WIDTH=0.1000 VOLTAGE=5V	PPVIN_S0SW_LCDBKLT_F MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVIN SW_LCDBKLT_SW MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
PP5V_S0_BKLT_D MIN LINE WIDTH=0.2000 MIN NECK WIDTH=0.1000 VOLTAGE=5V	PPVIN_S0SW_LCDBKLT_R MIN LINE WIDTH=2.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVOUT_S0_LCDBKLT MIN LINE WIDTH=0.5000 MIN NECK WIDTH=0.1500 VOLTAGE=55V
BKLT_SD MIN LINE WIDTH=0.2500 MIN NECK WIDTH=0.2000	PPVIN_S0SW_LCDBKLT MIN LINE WIDTH=0.1500 MIN NECK WIDTH=0.2000 VOLTAGE=12.5V	PPVOUT_S0_LCDBKLT_F MIN LINE WIDTH=0.5000 MIN NECK WIDTH=0.1500 VOLTAGE=55V

PAGE TITLE <b>LCD BACKLIGHT DRIVER</b>		
	DRAWING NUMBER <b>051-05309</b>	SIZE <b>D</b>
REVISION <b>5.1.0</b>		
BRANCH		
PAGE <b>84 OF 500</b>		
SHEET <b>75 OF 98</b>		

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

BOM\_COST\_GROUP=DISPLAY

D

C

B


A

D


C

B

A




LCM EDP AUX STRAPPING



I2C PULL VALUES TO BE DETERMINED FROM CHARACTERIZATION


LCM INTERFACE (EDP) + CAMERA (MIPI)

PAGE TITLE <b>EDP DISPLAY CONNECTOR</b>		
 Apple Inc.	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE 85 OF 500	
	SHEET 76 OF 98	

BOM\_COST\_GROUP=DISPLAY

# S4E0

## EXTERNAL VREF




## S4E VDD

## S4E VDDIO\_2

## S4E VDDIO\_1

## VCC CAP




PAGE TITLE		S4E<0>	
DRAWING NUMBER		051-05309	SIZE D
REVISION		5.1.0	
BRANCH			
PAGE		86 OF 500	
SHEET		77 OF 98	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=SSD


# S4E1

EXTERNAL VREF




## S4E VDD

## S4E VDDIO\_2



## VCC CAP

## S4E VDDIO\_1



PAGE TITLE		
<b>S4E&lt;1&gt;</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE
		87 OF 500
		SHEET
		78 OF 98

BOM\_COST\_GROUP=SSD

# S4E2

EXTERNAL VREF

D

D

C


C

B




B

A

A





## S4E VDD



BOM\_COST\_GROUP=SSD

# S4E3


EXTERNAL VREF






BOM\_COST\_GROUP=SSD

PAGE TITLE		
S4E<3>		
Apple Inc.	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		
BRANCH	PAGE	89 OF 500
SHEET		80 OF 98













OCARINA I2C BASE ADDRESS  
STG0: F2  
STG1: F0







PAGE TITLE		OCARINA PMIC & NAND VCC VR & VDDI01 SWCH	
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
		BRANCH	
		PAGE	90 OF 500
		SHEET	81 OF 98
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=SSD

### PMU BUCK 9 & 10 REMOTE SENSE OPTIONS



### SSD0







PAGE TITLE <b>SSD SUPPORT</b>		
	DRAWING NUMBER 051-05309	SIZE D
	REVISION 5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE 96 OF 500	SHEET 82 OF 98

BOM\_COST\_GROUP=SSD

Functional Test Points

Table of functional test points for various connectors: J5110 - DFR Display Connector, J5100 - DFR Touch Connector, J6700 - Keyboard Connector, J6801 - TRACKPAD CONNECTOR, J6001 FAN CONNECTOR, J4900 - Mesa Connector, J6951 - BATTERY SENSE CONNECTOR, J6950 - Battery Connector, J6600 - Audio Jack Connector, J6550 - FRONT RIGHT CONNECTOR, J6510 - REAR RIGHT CONNECTOR, J6410 - FRONT LEFT CONNECTOR, J6410 - REAR LEFT CONNECTOR, J6640 - MIC Connector.



D

C

B

A

D


C

B


A

Page title: FCT. Apple Inc. logo. Drawing number: 051-05309. Revision: 5.1.0. Branch: 124 OF 500. Sheet: 83 OF 98. Includes a notice of proprietary property.


SAR Fusion Sensor Debug




PMIC Switch Nodes











SOC SENSE




ACE-TR AUX/LS



ACE GPIO PPs




PAGE TITLE		
<b>PROBE POINTS</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	125 OF 500
	SHEET	84 OF 98




PAGE TITLE		DESENSE 1	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		135 OF 500	
SHEET		85 OF 98	

BOM\_COST\_GROUP=DESENSE


CALPE VDD MAIN HIGH SIDE INPUT




CALPE PCH VCORE




VR 5V G3S




CALPE PCH 1V1 PRIM




LCD BACKLIGHT DRIVER VOUT




VR 3V3 G3H




CALPE 0V82 SLPDDR




EDRAM




CALPE CPU AWAKE




EDRAM




VR 3V3 G3H HIGH SIDE




CALPE CPU SRAM AWAKE




EDRAM




VR 5V G3S HIGH SIDE




CALPE 1V8 SLPS2R




EDRAM




BATTERY CONNECTOR SYS DETECT




CALPE 1V1 SLPS2R




EDRAM



VR 5V ALS



CALPE 0V9 SLPDDR



EDRAM



PAGE TITLE		DESENSE 2	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		136 OF 500	
SHEET		86 OF 98	

D

C

B

A


D

C


B

A


3V3 G3H RTC VR HIGH SIDE




3V3 G3H RTC VR




DCIN CHARGER




DCIN XA ACE2




DCIN XB ACE2




PBUS CHARGER




PBUS CPU HIGH SIDE SENSOR




PBUS RIGHT AMP SENSOR




PBUS LEFT AMP SENSOR




PBUS TRACKPAD




5V G3S TRACKPAD




CPU CORE VR LOAD SIDE




CPU VCCSA LOAD SIDE




CPU VCCGT LOAD SIDE




CPU VCCIO LOAD SIDE




VBUS XB




VBUS XA



DFR 1V8 VR



CPU CORE/VCCSA/GT VR HIGH SIDE



PAGE TITLE		DESENSE 3	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
BRANCH			
PAGE		137 OF 500	
SHEET		87 OF 98	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

8

7

6

5


4

3


2

1


MEM 1V2 LOAD SIDE




MEM 0V6 DDRVTT LOAD SIDE




CPU 1V2 LOAD SIDE




TBT X SVR




TBT X S0




EDP CONNECTOR 5V LCD




EDP CONNECTOR 5V ALS



EDP CONNECTOR 3V3 LCD



MEM 1V8 LOAD SIDE



BOM\_COST\_GROUP=DESENSE

PAGE TITLE		DESENSE 4	
DRAWING NUMBER		051-05309	SIZE
REVISION		5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	138 OF 500
		SHEET	88 OF 98

8

7

6

5

4


3

2

1




### Debug Power "Buttons"






### Power State Debug LEDs

(For development only)



### SOC DEBUG CONNECTOR TPS

### SoC USB DFU Mux



PAGE TITLE		
<b>DEV SUPPORT 1</b>		
	DRAWING NUMBER	051-05309
	REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	140 OF 500
	SHEET	89 OF 98

BOM\_COST\_GROUP=DEBUG

UE020 SAK Truth Table:

PMU_ACT_RDY	INPUTS				OUTPUTS (OD)				COLOR
	SLP_SCFET_EN	SLP_S0_L	VDDQ_EN	1V8G3S_EN	R	G	B		
0	0	0	0	0	BLINK	1	1	Blinking Red	
0	0	0	0	1	0	1	1	Red	
0	0	0	1	0	0	1	0	Magenta	
0	0	0	1	1	0	0	0	White	
0	0	1	0	0	0	1	0	Magenta	
0	0	1	0	1	0	1	0	Magenta	
0	0	1	1	0	0	1	0	Magenta	
0	0	1	1	1	0	1	0	Magenta	
0	1	0	0	0	0	1	0	Magenta	
0	1	0	0	1	0	1	0	Magenta	
0	1	0	1	0	0	1	0	Magenta	
0	1	0	1	1	0	1	0	Magenta	
0	1	1	0	0	0	1	0	Magenta	
0	1	1	0	1	0	1	0	Magenta	
0	1	1	1	0	0	1	0	Magenta	
0	1	1	1	1	0	1	0	Magenta	
0	1	1	1	1	0	1	0	Magenta	
1	0	0	0	0	0	1	0	Magenta	
1	0	0	0	1	0	1	0	Magenta	
1	0	0	1	0	0	1	0	Magenta	
1	0	0	1	1	0	1	0	Magenta	
1	0	1	0	0	0	1	0	Magenta	
1	0	1	0	1	0	1	0	Magenta	
1	0	1	1	0	0	1	0	Magenta	
1	0	1	1	1	0	1	0	Magenta	
1	1	0	0	0	BLINK	0	1	Blinking Green & Yellow	
1	1	0	0	1	0	0	1	Yellow	
1	1	0	1	0	0	1	0	Magenta	
1	1	0	1	1	1	1	0	Blue	
1	1	1	0	0	0	1	0	Magenta	
1	1	1	0	1	0	1	0	Magenta	
1	1	1	1	0	0	1	0	Magenta	
1	1	1	1	1	1	0	1	Green	

D

D

C


C

B

B

A

A

PAGE TITLE			DEV SUPPORT 2		
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE	D	
	REVISION	5.1.0			
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE	141 OF 500	
			SHEET	90 OF 98	

8

7

6

5

4

3

2

1

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00574	1	CPU,CFLU,SRCDU,QS,DO,2,3,28W,1.05,BGA1528	U0500	CRITICAL	CPU:28W_2P3G_SRCUU
337S00572	1	CPU,CFLU,SRCK5,QS,DO,2,7,28W,1.2,BGA1528	U0500	CRITICAL	CPU:28W_2P7G_SRCK5
337S00693	1	CPU,CFLU,QRH7,QS,DO,1,4,1.05,BGA1528	U0500	CRITICAL	CPU:15W_1P7G_QRH7
337S00692	1	CPU,CFLU,QRH6,QS,DO,1,7,1.15,BGA1528	U0500	CRITICAL	CPU:15W_1P7G_QRH6
337S00717	1	CPU,CFLU,SREZ2,PRQ,DO,1,4,4C,1.05,BGA1528	U0500	CRITICAL	CPU:15W_1P4G_SREZ2
337S00716	1	CPU,CFLU,SREZ1,PRQ,DO,1,7,4C,1.15,BGA1528	U0500	CRITICAL	CPU:15W_1P7G_SREZ1

SOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00386	1	POP,GIBRALTAR+1GB 20NM,M.DEV,SK,CSPI122	U3900	CRITICAL	SOC:DEV_1G
339S00388	1	POP,GIBRALTAR+2GB 20NM,M.DEV,SK,CSPI122	U3900	CRITICAL	SOC:DEV_2G
339S00601	1	POP,GIBRALTAR_L+1GB 16NM,M.B0,SK,C1122	U3900	CRITICAL	SOC:PROD_B0_1G
339S00605	1	POP,GIBRALTAR_L+2GB 16NM,M.B0,SK,C1122	U3900	CRITICAL	SOC:PROD_B0_2G

AMR ASSEMBLY

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-19902	1	SUBASSY (T&R) PCB,AMR INTERPOSER,X941	J4800	CRITICAL	AMR:POC

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00441	1	IC,TBT,TITAN RIDGE DP,SLMBS,PRQ,C1,CSF337	U2800	CRITICAL	TBT:TR_C1_PRQ

UPC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S02158	4	IC,CD3217,ACE2,B2,USB PWR SW W/HV,BGA123	U3100,U3200	CRITICAL	UPC:ACE2_B2

WIRELESS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00586	1	MODULE,WIFI/BT,SAPPORO,ES2,1,M,LGA451	U3701	CRITICAL	MODULE:MUR_ES_2P1
339S00599	1	MODULE,WIFI/BT,SAPPORO,ES23,M,LGA451	U3701	CRITICAL	MODULE:MUR_ES_2P3
339S00616	1	MODULE,WIFI/BT,SAPPORO,ES3,1,M,LGA451	U3701	CRITICAL	MODULE:MUR_ES_3P1
339S00628	1	MODULE,WIFI/BT,SAPPORO,ES2,3,U,LGA451	U3701	CRITICAL	MODULE:USI_ES_2P3
339S00632	1	MODULE,WIFI/BT,SAPPORO,ES3,1,U,LGA451	U3701	CRITICAL	MODULE:USI_ES_3P1

PMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00466	1	IC,PMU,CALPE-L,D2249A0,OTP-BC,CSF324	U7800	CRITICAL	CALPE_L:OTP_BC

CHARGER IC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S01525	1	IC,ISL9240HIB0Z,PMU,SIONA,WCSF40,2,1X3,3	U7000	CRITICAL	CHARGER_IC:POC

DRAM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S00125	4	IC,SDRAM,LPDDR3-2133,16GBIT,21NM,H,BGA178	U2300,U2400,U2500,U2600	CRITICAL	DRAM:08GB_HY
333S00246	4	IC,SDRAM,LPDDR3-2133,16GBIT,18NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	DRAM:08GB_SS_D
333S00126	4	IC,SDRAM,LPDDR3-2133,32GBIT,21NM,H,BGA178	U2300,U2400,U2500,U2600	CRITICAL	DRAM:16GB_HY
333S00247	4	IC,SDRAM,LPDDR3-2133,32GBIT,18NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	DRAM:16GB_SS_D

SE

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-15216	1	IC,SM100V,VENUS,DEV KEY,B2,S/W-M,WLCSF72	U5001	CRITICAL	SE:DEV_2019
338S00445	1	IC,SM100V,VENUS,PROD KEY,B2,SW-N,WLCSF72	U5001	CRITICAL	SE:PROD_2019

OCARINA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00410	1	IC,PMU,OCARINA,D2499A0,OTP-AG,WLCSF56	U9000	CRITICAL	SSD:4L

VR INDUCTOR VCCSA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00689	1	IND,MLD,0.47UH,4.7MO,17.5A,5.6X5.2X2.4MM	L7270	CRITICAL	IND_VCCSA:CYNTEC

BACKLIGHT VOUT FILTER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S00006	1	RES,MFL FILM,0 OHM,TIGHT TOL,3A,0402	L8420	CRITICAL	BKLT_FILT:ZERO_OHM

USBC AARDVARKANOID

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516S00115	1	CONN,PLUG,B2B,12+2P,P=0.35MM,H=0.6MM	J3002	CRITICAL	USBC_AARDVARKANOID

TBT ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S01553	1	ROM,BBR/ACE(V48.2) PROTO-1-B,X1782	U2890	CRITICAL	TBT_ROM:P1B
341S01591	1	ROM,BBR/ACE(V41.13) EVT,X1782	U2890	CRITICAL	TBT_ROM:EVT

BT ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00348	1	IC,SPI SERIAL FLASH,4M BIT,1.8V,US08	U3750	CRITICAL	BT_ROM:BLANK_WINBOND
335S00400	1	IC,SPI SERIAL FLASH,4M BIT,1.8V,US08	U3750	CRITICAL	BT_ROM:BLANK_MACRONIX
341S01184	1	BT SFLASH ROM (V2) PROTO-0,X1536	U3750	CRITICAL	BT_ROM:P0
341S01260	1	ROM,BT SFLASH (VXX) PROTO-1,X1536	U3750	CRITICAL	BT_ROM:P1

WIFI ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00214	1	IC,EEPROM,SER,UWIRE,16K,1.8V,DFN8	U3710	CRITICAL	WIFI_ROM:BLANK_ON
335S00216	1	IC,EEPROM,SER,UWIRE,16K,1.8V,DFN8	U3710	CRITICAL	WIFI_ROM:BLANK_ROHM
341S01087	1	IC,WIFI ROM (V1) WW1,X1536	U3710	CRITICAL	WIFI_ROM:V00
341S01394	1	ROM,WIFI (VXX) (NEW FOR DVT) WW1,X1536	U3710	CRITICAL	WIFI_ROM:DVT

SPEAKER AMP

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S01629	4	IC,TAS5770L,B2,CLASS D AMP,CSF30	U6400,U6450,U6500,U6550	CRITICAL	SPEAKER_AMP:B2
353S01871	4	IC,TAS5770L,C0,CLASS D AMP,CSF30	U6400,U6450,U6500,U6550	CRITICAL	SPEAKER_AMP:C0

VR DRIVER CPU CORE


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00519	2	IC,SIC621,DR MOS,IMVP-8,60A,PQFN31,5X5MM	U7210,U7220	CRITICAL	DR_MOS_CORE:VISHAY

VR DRIVER CPU VCCSA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00525	1	IC,SIC632,DR MOS,IMVP-8,30A,PQFN31,5X5MM	U7270	CRITICAL	DR_MOS_VCCSA:VISHAY

VR DRIVER CPU GT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00519	2	IC,SIC621,DR MOS,IMVP-8,60A,PQFN31,5X5MM	U7410,U7420	CRITICAL	DR_MOS_GT:VISHAY

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>BOM CONFIGURATION</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05309	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		REVISION	BRANCH
		5.1.0	
		PAGE	SHEET
		400 OF 500	91 OF 98

8

7

6

5

4

3

2

1

NAND U8600

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Contains 35 rows of NAND U8600 specifications.

NAND U8700

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Contains 35 rows of NAND U8700 specifications.

NAND U8800

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Contains 35 rows of NAND U8800 specifications.

NAND U8900

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Contains 35 rows of NAND U8900 specifications.

BOM CONFIGURATION header and metadata including Apple Inc. logo, drawing number 051-05309, revision 5.1.0, and page 401 of 500.

COMMON BOM GROUPS

BOM GROUP	BOM OPTIONS
X1782_COMMON_PARTS	SCH,PCB,ALT_CMN,COMMON,ALTERNATE:PART,X1782_USB,X1782_WIFI_MISC,X1782_X86,X1782_MISC,X1782_T290,SENSE_PROD
X1782_USB	TBT:TR_C1_PRQ,UPC:ACE2_B2,TBT_ROM:EVT,USBC_SHLD
X1782_WIFI_MISC	MODULE:MUR_ES_3P1,WIFI_ROM:DVT,BT_ROM:F1,STANDOFFS_TOP,STANDOFFS_BOT,CPU_SLEDS
X1782_X86	EDP_ENABLE,DR_MOS_CORE:VISHAY,DR_MOS_VCCSA:VISHAY,DR_MOS_GT:VISHAY,IND_VCCSA:CYNTEC,DRAM_TOP_FENC,DRAM_BOT_CAN
X1782_T290	BOARDID0,BOARDID1,BOARDID3,BOARDID4,BOARDID5,BOARDREV2,CALPE_L:OTP_BC,SE:PROD_2019,NAND_VCC:2.5V,MEGA_SHLD
X1782_MISC	CHARGER_IC:POC,AMR:POC,SPEAKER_AMP:B2,SOC_DFU_BYPASS,BKIT_FILT:ZERO_OHM,XDP:YES,WASHER_DFR,LOADRC:NO

DEBUG BOM PARTS

BOM GROUP	BOM OPTIONS
X1782_DEV_1	XDP_CONN:YES
X1782_DEV_2	USBC_AARDVARKANOID,USBC_ARKANOID

DRAM AND SPD

BOM GROUP	BOM OPTIONS
X1782_08GB_HY	DRAM:08GB_HY,RAMCFG4_L,RAMCFG3_L,RAMCFG2_L,RAMCFG1_L,RAMCFG0_L
X1782_08GB_SS	DRAM:08GB_SS_D,RAMCFG2_L,RAMCFG0_L
X1782_16GB_HY	DRAM:16GB_HY,RAMCFG4_L,RAMCFG3_L,RAMCFG1_L,RAMCFG0_L
X1782_16GB_SS	DRAM:16GB_SS_D,RAMCFG0_L
X1782_NO_DRAM	DRAM:OFF

CPU

BOM GROUP	BOM OPTIONS
X1782_CPU_1P4GHZ	CPU:15W_1P4G_SRE22
X1782_CPU_1P7GHZ	CPU:15W_1P7G_SRE21
X1782_CPU_NO_CPU	CPU:OFF

SOC AND NAND

BOM GROUP	BOM OPTIONS
X1782_TLC_128GB_HY	SOC:PROD_B0_1G,SSD:2L,NAND_U8600:2DP_HY_SLT,NAND_U8700:2DP_HY_SLT
X1782_TLC_128GB_TS	SOC:PROD_B0_1G,SSD:2L,NAND_U8600:2DP_TS_SLT,NAND_U8700:2DP_TS_SLT
X1782_TLC_256GB_HY	SOC:PROD_B0_1G,SSD:4L,NAND_U8600:4DP_HY_SLT,NAND_U8700:2DP_HY_SLT,NAND_U8800:2DP_HY_SLT,NAND_U8900:2DP_HY_SLT
X1782_TLC_256GB_TS	SOC:PROD_B0_1G,SSD:4L,NAND_U8600:4DP_TS_SLT,NAND_U8700:2DP_TS_SLT,NAND_U8800:2DP_TS_SLT,NAND_U8900:2DP_TS_SLT
X1782_TLC_256GB_SS	SOC:PROD_B0_1G,SSD:4L,NAND_U8600:4DP_SS_SLT,NAND_U8700:2DP_SS_SLT,NAND_U8800:2DP_SS_SLT,NAND_U8900:2DP_SS_SLT
X1782_TLC_512GB_HY	SOC:PROD_B0_1G,SSD:4L,NAND_U8600:6DP_HY_SLT,NAND_U8700:6DP_HY_SLT,NAND_U8800:4DP_HY_SLT,NAND_U8900:4DP_HY_SLT
X1782_TLC_512GB_TS	SOC:PROD_B0_1G,SSD:4L,NAND_U8600:6DP_TS_SLT,NAND_U8700:6DP_TS_SLT,NAND_U8800:4DP_TS_SLT,NAND_U8900:4DP_TS_SLT
X1782_TLC_001TB_HY	SOC:PROD_B0_2G,SSD:4L,NAND_U8600:10DP_HY_SLT,NAND_U8700:10DP_HY_SLT,NAND_U8800:8DP_HY_SLT,NAND_U8900:8DP_HY_SLT
X1782_TLC_001TB_TS	SOC:PROD_B0_2G,SSD:4L,NAND_U8600:10DP_TS_SLT,NAND_U8700:10DP_TS_SLT,NAND_U8800:8DP_TS_SLT,NAND_U8900:8DP_TS_SLT
X1782_TLC_002TB_HY	SOC:PROD_B0_2G,SSD:4L,NAND_U8600:16DP_HY_SLT,NAND_U8700:16DP_HY_SLT,NAND_U8800:16DP_HY_SLT,NAND_U8900:16DP_HY_SLT
X1782_TLC_002TB_WD	SOC:PROD_B0_2G,SSD:4L,NAND_U8600:16DP_WD_SLT,NAND_U8700:16DP_WD_SLT,NAND_U8800:16DP_WD_SLT,NAND_U8900:16DP_WD_SLT
X1782_NO_NAND_2_LD	SOC:OFF,SSD:2L,NAND_U8600:OFF,NAND_U8700:OFF,NAND_U8800:OFF,NAND_U8900:OFF
X1782_NO_NAND_4_LD	SOC:OFF,SSD:4L,NAND_U8600:OFF,NAND_U8700:OFF,NAND_U8800:OFF,NAND_U8900:OFF

CPU DRAM CFG[4:0] CHART

DIE REV	CFG 4	VENDOR	CFG 1	CFG 0
A	0	HYNIX	0	0
B	1	MICRON	0	1
		SAMSUNG	1	0
		N/A	1	1

SPEED	CFG 3
2133	0
1866	1

CAPACITY	CFG 2
8GB	0
16GB	1

SYSTEM PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-05309	1	SCHEM,MLB,X1782	SCH	CRITICAL	SCH
820-01987	1	PCBF,MLB,X1782	PCB	CRITICAL	PCB
685-00331	1	COMMON PARTS,MLB,X1782	COMMON_PARTS	CRITICAL	X1782_COMMON_BOM
985-01184	1	DEV,COMMON PARTS,MLB,X1782	DEV_PARTS	CRITICAL	X1782_DEV_BOM

TOP LEVEL BOM

639-XXXX (POR) OR 939-XXXX (DEV)

----- COMMON PARTS BOM  
685-00331

----- DEBUG PARTS BOM  
985-01184

COMMON PARTS BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00331	COMMON_PARTS,MLB,X1782	X1782_COMMON_PARTS

DEBUG PARTS

BOM NUMBER	BOM NAME	BOM OPTIONS
985-01184	DEV,COMMON_PARTS,MLB,X1782	X1782_DEV_1,X1782_DEV_2

NOTES:

\*SENSOR:DEV\* IS FOR SENSE RESISTORS. WHEN CURRENT SENSING IS REMOVED AT DVT, THESE RESISTORS WILL BE REPLACED WITH A SPECIAL SYMBOL, A COPPER SHAPE SHORTING THE TWO TERMINALS

\*LOADSENS\* ARE CIRCUITS ONLY REQUIRED UNTIL DVT TO MEASURE/SENSE CURRENT. SENSE CIRCUITS REQUIRED BY SMC WILL NOT HAVE THIS OPTION SINCE THEY WILL STAY TILL DVT

\*LOADRC:YES/NO\* RC FILTERS INTO ADC WILL BE REPLACED BY 100K PD ONCE THE SENSE CIRCUITS GO AWAY

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>BOM GROUPS</b>			
		DRAWING NUMBER	051-05309
		REVISION	5.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	403 OF 500
		SHEET	93 OF 98

POR BOMS - MLB-1 (1.4 GHZ CPU)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-09103	MLB-1,SS-8GB,TS-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_128GB_TS
639-09102	MLB-1,HY-8GB,TS-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_128GB_TS
639-10001	MLB-1,SS-8GB,HY-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_128GB_HY
639-10002	MLB-1,HY-8GB,HY-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_128GB_HY
639-10003	MLB-1,SS-16GB,HY-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_128GB_HY
639-10004	MLB-1,SS-16GB,TS-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_128GB_TS
639-10005	MLB-1,HY-16GB,HY-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_128GB_HY
639-10006	MLB-1,HY-16GB,TS-128GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_128GB_TS
639-10007	MLB-1,SS-8GB,HY-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_256GB_HY
639-10008	MLB-1,SS-8GB,SS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_256GB_SS
639-10009	MLB-1,SS-8GB,TS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_256GB_TS
639-10010	MLB-1,HY-8GB,HY-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_256GB_HY
639-10011	MLB-1,HY-8GB,SS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_256GB_SS
639-10012	MLB-1,HY-8GB,TS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_256GB_TS
639-10013	MLB-1,SS-16GB,HY-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_256GB_HY
639-10014	MLB-1,SS-16GB,SS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_256GB_SS
639-10015	MLB-1,SS-16GB,TS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_256GB_TS
639-10016	MLB-1,HY-16GB,HY-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_256GB_HY
639-10017	MLB-1,HY-16GB,SS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_256GB_SS
639-10018	MLB-1,HY-16GB,TS-256GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_256GB_TS
639-10019	MLB-1,SS-8GB,TS-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_512GB_TS
639-10020	MLB-1,HY-8GB,HY-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_512GB_HY
639-10021	MLB-1,HY-8GB,TS-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_512GB_TS
639-10022	MLB-1,SS-16GB,HY-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_512GB_HY
639-10023	MLB-1,SS-16GB,TS-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_512GB_TS
639-10024	MLB-1,HY-16GB,HY-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_512GB_HY
639-10025	MLB-1,HY-16GB,TS-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_512GB_TS
639-10026	MLB-1,SS-8GB,HY-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_001TB_HY
639-10027	MLB-1,SS-8GB,TS-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_001TB_TS
639-10028	MLB-1,HY-8GB,HY-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_001TB_HY
639-10029	MLB-1,HY-8GB,TS-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_001TB_TS
639-10030	MLB-1,SS-16GB,HY-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_001TB_HY
639-10031	MLB-1,SS-16GB,TS-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_001TB_TS
639-10032	MLB-1,HY-16GB,HY-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_001TB_HY
639-10033	MLB-1,HY-16GB,TS-1TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_001TB_TS
639-10034	MLB-1,SS-8GB,HY-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_002TB_HY
639-10035	MLB-1,SS-8GB,HY-512GB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_512GB_HY
639-10036	MLB-1,HY-8GB,HY-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_002TB_HY
639-10037	MLB-1,HY-8GB,WD-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_HY,X1782_TLC_002TB_WD
639-10038	MLB-1,SS-16GB,HY-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_002TB_HY
639-10039	MLB-1,SS-16GB,WD-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_SS,X1782_TLC_002TB_WD
639-10040	MLB-1,HY-16GB,HY-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_002TB_HY
639-10041	MLB-1,HY-16GB,WD-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_16GB_HY,X1782_TLC_002TB_WD
639-10084	MLB-1,SS-8GB,WD-2TB,X1782	ALT_CNS.ALTERNATE:PART,X1782_COMMON_BOM,X1782_DEV_BOM,X1782_CPU_1P4GHZ,X1782_08GB_SS,X1782_TLC_002TB_WD

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>BOM VARIANT TABLES</b>			
	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	405 OF 500
		SHEET	94 OF 98

POR BOMS - MLB-2 (1.7 GHZ CPU)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-09104	MLB-2,SS-16GB,TS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_256GB_TS
639-09105	MLB-2,HY-16GB,TS-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_001TB_TS
639-10042	MLB-2,SS-8GB,HY-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_128GB_HY
639-10043	MLB-2,SS-8GB,TS-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_128GB_TS
639-10044	MLB-2,HY-8GB,HY-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_128GB_HY
639-10045	MLB-2,HY-8GB,TS-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_128GB_TS
639-10046	MLB-2,SS-16GB,HY-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_128GB_HY
639-10047	MLB-2,SS-16GB,TS-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_128GB_TS
639-10048	MLB-2,HY-16GB,HY-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_128GB_HY
639-10049	MLB-2,HY-16GB,TS-128GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_128GB_TS
639-10050	MLB-2,SS-8GB,HY-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_256GB_HY
639-10051	MLB-2,SS-8GB,SS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_256GB_SS
639-10052	MLB-2,SS-8GB,TS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_256GB_TS
639-10053	MLB-2,HY-8GB,HY-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_256GB_HY
639-10054	MLB-2,HY-8GB,SS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_256GB_SS
639-10055	MLB-2,HY-8GB,TS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_256GB_TS
639-10056	MLB-2,SS-16GB,HY-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_256GB_HY
639-10057	MLB-2,SS-16GB,SS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_256GB_SS
639-10058	MLB-2,HY-16GB,HY-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_256GB_HY
639-10059	MLB-2,HY-16GB,SS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_256GB_SS
639-10060	MLB-2,HY-16GB,TS-256GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_256GB_TS
639-10061	MLB-2,SS-8GB,HY-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_512GB_HY
639-10062	MLB-2,SS-8GB,TS-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_512GB_TS
639-10063	MLB-2,HY-8GB,HY-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_512GB_HY
639-10064	MLB-2,HY-8GB,TS-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_512GB_TS
639-10065	MLB-2,SS-16GB,HY-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_512GB_HY
639-10066	MLB-2,SS-16GB,TS-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_512GB_TS
639-10067	MLB-2,HY-16GB,HY-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_512GB_HY
639-10068	MLB-2,HY-16GB,TS-512GB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_512GB_TS
639-10069	MLB-2,SS-8GB,HY-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_001TB_HY
639-10070	MLB-2,SS-8GB,TS-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_001TB_TS
639-10071	MLB-2,HY-8GB,HY-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_001TB_HY
639-10072	MLB-2,HY-8GB,TS-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_001TB_TS
639-10073	MLB-2,SS-16GB,HY-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_001TB_HY
639-10074	MLB-2,SS-16GB,TS-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_001TB_TS
639-10075	MLB-2,HY-16GB,HY-1TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_001TB_HY
639-10076	MLB-2,SS-8GB,HY-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_002TB_HY
639-10077	MLB-2,SS-8GB,WD-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_SS.X1782_TLC_002TB_WD
639-10078	MLB-2,HY-8GB,HY-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_002TB_HY
639-10079	MLB-2,HY-8GB,WD-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_08GB_HY.X1782_TLC_002TB_WD
639-10080	MLB-2,SS-16GB,HY-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_002TB_HY
639-10081	MLB-2,SS-16GB,WD-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_SS.X1782_TLC_002TB_WD
639-10082	MLB-2,HY-16GB,HY-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_002TB_HY
639-10083	MLB-2,HY-16GB,WD-2TB,X1782	ALT_OCN.ALTERNATE:PART.X1782_COMMON_BOM.X1782_DEV_BOM.X1782_CPU_1P7GHZ.X1782_16GB_HY.X1782_TLC_002TB_WD

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>BOM VARIANT TABLES</b>			
	DRAWING NUMBER	051-05309	SIZE
	REVISION	5.1.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	406 OF 500
		SHEET	95 OF 98

8

7

6

5

4

3

2

1

POR BOMS - MLB-2 (1.7 GHZ CPU)

BOM NUMBER	BOM NAME	BOM OPTIONS
939-09001	DEV,MLB-1,NO-CPU-MEM-NAND,2-LAND,X1782	ALT_CNR.ALTERNATE:PART.X1782_COMMON_BOM.X1782_CPU_CPU.X1782_NO_DRAM.X1782_NO_NAND_2_LD
939-09002	DEV,MLB-1,NO-CPU-MEM-NAND,4-LAND,X1782	ALT_CNR.ALTERNATE:PART.X1782_COMMON_BOM.X1782_CPU_CPU.X1782_NO_DRAM.X1782_NO_NAND_4_LD

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC_MASTER=		SYNC_DATE=	
PAGE TITLE			
<b>BOM VARIANT TABLES</b>			
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE D
	REVISION	5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	407 OF 500	
	SHEET	96 OF 98	



DC-DC

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 152800403, 128800042, 128800043, etc.

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 128800039, 12880302, 353800832, etc.

SYSTEM EE

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 37681080, 353801505, 353801041, etc.

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 128800039, 12880302, 353800832, etc.

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 155800694, 13881103, 13880640, etc.

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 353801346, 197800048, 376800332, etc.

SYSTEM EE

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 155800067, 13880706, 13880945, etc.

H9M

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 339800387, 339800390, 339800391, etc.

BACKLIGHT

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 13880738, 13880846, 37681053, etc.

WIFI

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include component 339800632.

AUDIO

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Rows include components like 128800009, 128800103, 155800034.

SYNC\_DATE=

SYNC\_MASTER=

D

D

C

C

B

B

A

A

RULER_RULE_SET=RIGID_2016		MANUFACTURING CONFIGURATION			TABLE_REV_NUMBER=1	
DIELECTRIC BASED SPACING RULES						
MULTIPLIES	SMDPIN MAX(UM)	VIA MAX(UM)	SMDPIN2SMDPIN MAX(UM)	DEFAULT SPACING MULTIPLES	VOID SPACE RATIO	
1,2,3,4,5,6,7,8,9,10,11,12,13,14	120	120	100	1	2	
LAYERS	MINIMUM CU WIDTH RATIO		MINIMUM CU SPACING RATIO	MINIMUM TO DEFAULT RATIO		
TOP,BOTTOM	2.0		2.36842	1.2		
ISL2,ISL13	2.25		2.5	1.2		
ISL3,ISL12	2.0		2.25806	1.2		
ISL4,ISL11	2.5		2.5	1.2		
ISL5,ISL10	2.5		2.5	1.2		
ISL6,ISL9	2.5		2.5	1.2		
ISL7,ISL8	2.0		2.25806	1.2		

SIGNAL  
1/3 OZ, PLATED TO 0.031 MM

GND PLANE  
1/3 OZ, PLATED TO 0.020 MM

SIGNAL  
1/3 OZ, PLATED TO 0.030 MM


GND PLANE  
1/2 OZ, 0.016 MM

SIGNAL  
1/2 OZ, 0.016 MM

GND PLANE  
1/2 OZ, 0.016 MM

POWER PLANE  
1 OZ, 0.031 MM

MANUAL EDITS AFTER AUTOGENERATION:  
 OVERWROTE THROUGH VIA, BB VIA, AND UVIA SPACINGS TO DEFAULT VALUE, THE AUTOGEN ONES ARE TOO HIGH  
 UPDATE SAME NET SPACING FOR VIA TO HOLE, UVIA TO SMD PIN, FOR DEFAULT AND MIN, TO -1  
 CHANGED LINE TO SMD SAME NET SPACING FROM 0.1 TO 0.07 ON TOP/BOTTOM LAYERS  
 CHANGED MAX NECK LENGTH FOR THE DEFAULT PHYSICAL RULE TO 20MM  
 CHANGED UVIA TO LINE SAME NET SPACING TO 0.05  
 CHANGED BB VIA TO LINE, ABD BB VIA TO BB VIA SAME NET SPACING TO 0.0  
 CHANGED BB VIA TO UVIA SAME NET SPACING TO -1  
 CHANGED LINE TO SHAPE SAME NET SPACING TO 0.05  
 SET BB VIA STAGGER IN PHYSICAL RULES TO 0.2500 FOR MIN, 0.275 FOR ALL OTHER, FOR LAYERS 3 AND 12  
 COPIED THE RULES FROM 85 OHM DIFF TO 85 MIN STAGGER  
 SET ENABLE DRC BY LAYER IN SAME NET SPACING TO TRUE FOR ALL LAYERS  
 KEEP DEFAULT AS DEFAULT, GENERIC DP AS GENERIC DP  
 REPLACING ALL SPACINGS EXCEPT LINE TO LINE WITH DEFAULT VALUES  
 DECREASED NECK GAP FOR DIFF PAIRS TO VALUE FOR GENERIC DP  
 REASSIGN SPACING AND PHYSICAL REGION RULES AND NET CLASS ASSIGNMENTS  
 SET UVIA TO SHAPE SAME NET SPACING TO 0.1MM ON TOP/BOTTOM

PAGE TITLE		SYNC_DATE=	
<b>BOARD RULES</b>			
 Apple Inc.	DRAWING NUMBER	051-05309	SIZE D
	REVISION	5.1.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	500 OF 500
		SHEET	98 OF 98