

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

X1757/MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
4	0023281362	ENGINEERING RELEASED		2020-05-05

LAST_MODIFICATION= Tue May 5 21:26:43 2020

LAST_MODIFICATION= Tue May 5 21:26:43 2020

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	eli	08/27/2019
2	2	BOM Configuration		06/06/2019
3	3	BOM Configuration		06/06/2019
4	4	PD Parts		06/06/2019
5	5	SOC: Support	ref_soc_h13g	05/04/2020
6	6	SOC: CIO, USB, RESETS, CLOCKS, SWD	ref_soc_h13g	05/04/2020
7	7	SOC: AP I/Os	ref_soc_h13g	05/04/2020
8	8	SOC: LPDP & MIPI	ref_soc_h13g	05/04/2020
9	9	SOC: PCIE	ref_soc_h13g	05/04/2020
10	10	SOC: AOP	ref_soc_h13g	05/04/2020
11	11	SOC: POWER (DDR, SRAM)	ref_soc_h13g	05/04/2020
12	12	SOC: POWER (IO)	ref_soc_h13g	05/04/2020
13	13	SOC: POWER (SOC, CPU, GPU)	ref_soc_h13g	05/04/2020
14	14	SOC: POWER (SRAM)	ref_soc_h13g	05/04/2020
15	15	SOC: POWER (Fixed, PLL's, Filtered)	ref_soc_h13g	05/04/2020
16	16	SOC: GND	ref_soc_h13g	05/04/2020
17	17	SOC: GND-2	ref_soc_h13g	05/04/2020
18	18	SOC: DESENSE CAPS	ref_soc_h13g	10/08/2019
19	19	SPI NOR	ref_soc_h13g	05/04/2020
20	21	SOC: Project Support		
21	50	Secure Element	ref_se_ceres	03/29/2020
22	51	BMU Connector, Btn Logic	tga_140	05/31/2019
23	52	PBUS SUPPLY & BATTERY CHARGER	ref_charger_suona	05/02/2020
24	53	BATTERY CHARGER SUPPORT	ref_charger_suona	05/02/2020
25	57	POWER: 3V8 AON (1/2)	ref_vr_iceman	04/20/2020
26	58	POWER: 3V8 AON (2/2)	ref_vr_iceman	04/20/2020
27	59	POWER: 3V8 AON SUPPORT	T585_REF_VR_ICEMAN_0.30/01/2019	
28	77	PMU: SLAVE INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
29	78	PMU: SLAVE LDO	ref_pmu_sera_simetra	04/28/2020
30	79	PMU: SLAVE GPIO & GND	ref_pmu_sera_simetra	04/28/2020
31	80	PMU: Slave extra		
32	81	PMU: MASTER INPUT PWR & BUCKS	ref_pmu_sera_simetra	04/28/2020
33	82	PMU: MASTER BUCKS & GND	ref_pmu_sera_simetra	04/28/2020
34	83	PMU: MASTER LDO & GPIO	ref_pmu_sera_simetra	04/28/2020
35	84	PMU: Master extra		
36	121	Power: LDOs	tga_140	05/31/2019
37	122	POWER: 5V, 3V3 Support		
38	123	POWER: 5V S2	ref_vr_5v_lt8642s	04/20/2020
39	127	POWER: 3V3 S2	ref_vr_3v3_tps62135	01/02/2020
40	128	Power: Load Switches	tga_140	05/31/2019
41	130	I2C: SIO, DISP	eli	10/15/2019
42	131	I2C: ISP, AOP	T668	08/01/2019
43	132	I2C: SMC	T668	08/01/2019
44	135	SENSORS: POWER HIGH SIDE (1/2)	t668	08/27/2019
45	136	SENSORS: POWER HIGH SIDE (2/2)	t668	08/27/2019

PAGE	CSA	CONTENTS	SYNC	DATE
46	138	SENSORS: POWER LOW SIDE (1/2)	t668	08/27/2019
47	140	SENSORS: POWER SUPPORT	t668	08/27/2019
48	141	Sensors: Thermal		
49	144	SENSORS: MOTION	t668	09/27/2019
50	149	RIO Connector	tga_140	05/31/2019
51	150	USB-C: High Speed ATC0	ref_usbc_ace2	04/24/2020
52	151	USB-C: High Speed ATC1	ref_usbc_ace2	04/24/2020
53	152	USB-C: Support 1 ATC01	ref_usbc_ace2	04/24/2020
54	153	USB-C: Support 2 ATC01	ref_usbc_ace2	04/24/2020
55	154	USB-C: Port Controller ATC0	ref_usbc_ace2	04/24/2020
56	155	USB-C: Port Controller ATC1	ref_usbc_ace2	04/24/2020
57	156	USB-C: Connector(s)	ref_usbc_ace2	09/26/2019
58	157	USB-C: HS Level Shifters	ref_usbc_ace2	04/24/2020
59	159	USB-C: Project Specific		
60	200	WIFI/BT: MODULE	ref_wireless_rasputin04/28/2020	
61	201	WIFI/BT: ANTENNA and GND	ref_wireless_rasputin04/28/2020	
62	220	STORAGE: SSD0 S5E <0>	ref_storage_s5e	05/02/2020
63	221	STORAGE: SSD0 S5E <1>	ref_storage_s5e	05/02/2020
64	224	STORAGE: NON OCARINA SUPPORT	ref_storage_non_ocarina_04/24/2020	
65	230	STORAGE: SSD Support	T668	08/01/2019
66	231	SECDIS: MIPI MUX	ref_secdis_mipimux	10/07/2019
67	236	eDP Display Connector	tga_140	05/31/2019
68	237	DISPLAY POWER SEQUENCER	ref_panelpwr_bnj	05/02/2020
69	238	BEN: CONTROLLER	ref_blc_ben	11/20/2019
70	239	BEN: KEYBOARD	ref_blc_ben	11/20/2019
71	242	SECDIS: AMR	ref_secdis_amr	10/21/2019
72	243	SECDIS: FPGA	ref_secdis_sak	04/28/2020
73	244	Audio Level Shifters	ref_spkramp_tas5770	11/18/2019
74	246	AUDIO AMPLIFIERS (1/2)	ref_spkramp_tas5770	04/20/2020
75	248	Audio Connectors	tga_140	05/31/2019
76	253	Trackpad Support	ref_ipd_oregano	08/01/2019
77	254	IPD Combined Connector	card_ipd_oregano	08/01/2019
78	260	Power Aliases - 1	tga_140	05/31/2019
79	261	Power Aliases - 2	tga_140	05/31/2019
80	263	Signal Aliases 1		
81	264	Signal Aliases 2		
82	270	DEBUG	tga_140	05/31/2019
83	281	Desense		
84	500	17.2 RULES	eli	10/15/2019
85	501	17.2 PHYSICAL CSETS	eli	10/15/2019
86	502	17.2 SPACING CSETS, ISO	eli	10/15/2019
87	503	17.2 SPACING CSETS, CLASS-CLASS	eli	10/15/2019
88	601	BOM OPTION TABLES	t668	11/01/2019
89	602	BOM GROUPS	t668	11/01/2019
90	610	BOM Alternates		

DRAWING TITLE		SCHEM, MLB, X1757	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		1 OF 801	
SHEET		1 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

A Module Parts

TBT Burnside Bridge

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00561	2	IC,TBT,BBR,SUM7,FRQ,A1,BGA105	UF000,UF100	CRITICAL	TBT_BB:PRQA1

Ace2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02158	2	IC,C5317,ACE2,B2,D08 PWR SW W/VT,BGA123	UF400,UF500	CRITICAL	ACE2:B2_BGA

eUSB Level Shifter

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-20641	2	IC,PARROT,C53224,B0,OTF-4,C5P25	UF700,UF750	CRITICAL	EUSB_LS:B0_OTP6
338S00628	2	IC,PARROT,C532246,B0,LSB1,OTF-4,C5P25	UF700,UF750	CRITICAL	EUSB_LS:B0_LSB1_OTP6

Secure Element

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-19915	1	IC,S8210V,B1,C883,DEV KT,EMV7,MLC5P81	U5000	CRITICAL	SE:DEV_SW_V7
998-21255	1	IC,S8210V,B1,C883,DEV,EMV3,MLC5P81	U5000	CRITICAL	SE:DEV_SW_H3
338S00630	1	IC,S8210V,B1,C883,PROD,VM3-M3,MLC5P81	U5000	CRITICAL	SE:PROD_SW_MU


B Programmable Parts

TBT ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,US088	UF260	CRITICAL	TBT_ROM:BLANK	
		PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
		335S00232	335S00133	TBT_ROM:BLANK	UF260	rdar://problem/50598337
341S01617	1	ROM,TBT/ACE (V31.5) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP0	
341S01676	1	ROM,TBT/ACE (V2.45.0.7) PROTO-1,X1757	UF260	CRITICAL	TBT_ROM:PP1	

SOC ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
998-20613	1	IC,SPI SERIAL FLASH,4MBIT,1.8V,SD088	U1970	CRITICAL	SOC_ROM:BLANK_ORIG	
335S00494	1	IC,SPI SERIAL FLASH,4MBIT,1.8V,433,SD088	U1970	CRITICAL	SOC_ROM:BLANK	
		PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
		335S00500	335S00494	SOC_ROM:BLANK	U1970	rdar://problem/59964804

PAGE TITLE			SYNC_DATE=06/06/2019		
 Apple Inc.			DRAWING NUMBER		SIZE
			051-05392		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		4.0.0
			BRANCH		evt-1
			PAGE		2 OF 801
			SHEET		2 OF 92

A BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	SCHEM,PCBF,ALTERNATE,COMMON,CMI_IC,MLB_PROGPARTS,MLB_USBC,MLB_POWER,MLB_WIRELESS,MLB_MECH,MLB_MISC,MLB_BLC,EVT,SECDIS_EXT_CLK,DMIC_CLK_100HM
MLB_USBC	TBT_BB:PRQA1,ACE2:B2_BGA,UPC_ATCRTMR_INT,UPC_EUSBLS_INT,EUSB_LS:B0_LSB1_OTP6
MLB_PROGPARTS	WFBT_ROM:BLANK,SOC_ROM:BLANK,TBT_ROM:PP1,SE:PROD_SW_MU
MLB_POWER	PBUS_3S,MPMU_IC:B0,SPMU_IC:A1,P3V8AON_IC:A1_R0B0
MLB_WIRELESS	WLBT:ES6_3_M
MLB_MECH	SHLD_CAN_BSB:EVT,SHLD_CAN_ICE:EVT
MLB_MISC	BOARD_ID,SYSDT:FET,BOOT_CONFIG2,LOADISNS
MLB_DEV	DEVELOPMENT,WLBT_DBG,USBC_DBG
MLB_BLC	BLC_BEN_IC:V7,BLC_LEDS_PER_STRING:16,BLC_5V_CAP:4P7_UP,BLC_5V_SERIES:10_OHM,BLC_KBD_BOOST_USED:YES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
685-00339	1	COMMON PARTS,MLB,X1757	CBOM	CRITICAL	CMN_PARTS_BOM
685-00377	1	PARTS,SSDNAND1,MLB,X1757	PIBOM	CRITICAL	PARTS_SSDNAND1
985-01176	1	DEV PARTS,MLB,X1757	DEV1	CRITICAL	DEV_PARTS_BOM
051-05392	1	SCHEM,MLB,X1757	SCHEM	CRITICAL	SCHEM
820-02016	1	PCBF,MLB,X1757	PCBF	CRITICAL	PCBF

B Build Specific Groups

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARDID1,BOARDID2
PROTO0	BOARD_REV3,BOARD_REV2,BOARD_REV1,BOARD_REV0
PROTO1	BOARD_REV3,BOARD_REV2,BOARD_REV1
EVT	BOARD_REV3,BOARD_REV2,BOARD_REV0


Pull-ups: 0x0000110
 Pull-downs: 0x0000
 Pull-downs: 0x0001
 Pull-downs: 0x0002

C DC/DC BOM Groups


BOM GROUP	BOM OPTIONS
DCDC_COMMON	SCHEM,PCBF,COMMON,DCDC_USBC,MLB_POWER,MLB_MECH,MLB_MISC,MLB_BLC,EVT
DCDC_USBC	UPC_ATCRTMR_INT,UPC_EUSBLS_INT

D Reference Design Pack Options


PACK_OPTIONS TO INCLUDE IN NETLIST	PACK_OPTIONS TO INCLUDE IN NETLIST	PACK_OPTIONS TO INCLUDE IN NETLIST	PACK_OPTIONS TO INCLUDE IN NETLIST	PACK_OPTIONS TO INCLUDE IN NETLIST
USBC_SPI_UPC0	5V_S2_PBUS-D12	PROD_SECDIS	SUNWAY	CHGR_TP
USBC_DEBUG_UPC0	3V3_S2_PBUS-D2	JTAG_SECDIS:NO	WLBT_DBG_CONN	CHGR_TP_BOT
USBC01_VRSV_LOCAL_NO	3V8_AON_PBUS-B12	PROTO_PILLOWDOWN_SECDIS	SPKRAMP_A	3V8_EXT_DIODE
USBC_LAPTOP	3V8_AON_I2C-DEV	80UM_STEN	PORTABLE	
NO_DFR	NO_AMR_INTERPOSER_LEFT	INTERNAL_DISPLAY	SMALL_NOR	
FTCAM	NO_AMR_INTERPOSER_RIGHT	CHGR_40W	SPKRAMP_LVL_SON	
HAS_LID	PKGS:SMALL_PITCH			
	ACE2_SS_CAP			

PAGE TITLE		SYNC_DATE=06/06/2019	
 Apple Inc.		DRAWING NUMBER	051-05392
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	3 OF 801
		SHEET	3 OF 92


A Mounting Holes



B Heatsink Mounting Holes




C Antenna Cowling Bosses



D Burnside Bridge Shield Can

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-19070	1	SHIELD CAN, BURNSIDE BRIDGE, X1419	SHLD1	CRITICAL	SHLD_CAN_BSB
806-26240	1	SHIELD CAN, BURNSIDE BRIDGE, X1739	SHLD1	CRITICAL	SHLD_CAN_BSB:EVT

Plated slots for shield can



E Sled, Thermal Module

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-25230	2	SLED, SOLDER, X1757	SLD1, SLD2	CRITICAL	

F Inductor Shield Fence

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-27192	1	SHIELD FENCE, ICEMAN, INDUCTORS, X1739	SHLD2	CRITICAL	SHLD_CAN_ICE
806-27475	1	SHIELD, FENCE, INDUCTORS, X1739	SHLD2	CRITICAL	SHLD_CAN_ICE:EVT


Plated slots for shield can




PAGE TITLE			SYNC_DATE=06/06/2019		
PD Parts					
Apple Inc.	DRAWING NUMBER	051-05392	SIZE	D	
	REVISION	4.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1			
	PAGE	4 OF 801			
	SHEET	4 OF 92			

OK2INTEGRATE

BOOT CONFIG ID






BOARD ID



BOARD REVISION

NOTE: STUFFING RESISTOR MEANS 0



OCELOT I2C pulls

PIN DELAY MAPPING FILE	
REFERENCE DESIGNATOR	PIN DELAY CSV FILE NAME
U0600	TGA_PINDELAY_2020_03_26.csv







BOM_COST_GROUP=SOC

PAGE TITLE		SOC: Support	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		5 OF 801	
SHEET		5 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SOC: CIO, USB, DRAM, RESETS, CLOCKS, SWD, FPWM

OMIT_TABLE

U0600
TMLR68A0-B09
BGA
SYM 1 OF 23



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0590	197S0591		Y0600	EPSON, 24MHZ, XTAL
197S0588	197S0591		Y0600	TXC, 24MHZ, XTAL

Apple Inc.

DRAMING NUMBER: 051-05392

REVISION: 4.0.0

BRANCH: evt-1

PAGE: 6 OF 801

SHEET: 6 OF 92



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED

BOM_COST_GROUP=SOC

OK2INTEGRATE

all signals are 1.2 unless otherwise specified.
all signals on this page reference PP1V2_AWAKE_GRP if they are 1.2V
if they are 1.8V they reference PP1V8_AWAKE_GRP

SOC: I/Os



PORTABLES SHOULD NC TRIGGER2

D

C

B

A

D

C

B

A

1.8V IO




1.8V IO

1.8V IO

1.8V IO

Use UART2 if your wireless module is 1.2V IO

R2D is for desktop only



UPC_FORCE_PWR will likely be removed in the future

TOUCHID_PWR_EN gets pulled up to S2 on TOUCHID page
This is OK because the GPIO is failsafe

PD needed on DFR PAGE

R2D is for desktop only

BOM_COST_GROUP=SOC




SYNCHMASTER.ref_soc_b13g
PAGE TITLE
SOC: AP I/Os

Apple Inc.

DRAWING NUMBER: 051-05392
REVISION: 4.0.0
BRANCH: evt-1
PAGE: 7 OF 801
SHEET: 7 OF 92

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

SOC: LPDP & MIPI



SYNCHMASTER: soc_b13g		DATE: 05/04/2010	
PAGE TITLE			
SOC: LPDP & MIPI		DRAWING NUMBER	051-05392
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	8 OF 801
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	8 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





BOM_COST_GROUP=SOC

OK2INTEGRATE

SOC: PCIE

PER PCISIG SPEC, AC COUPLING CAPS SHOULD BE BETWEEN
75 NF AND 265 NF FOR GEN1/2 AND BETWEEN
176 NF AND 265 NF FOR GEN 3/4

R0970 IS NEEDED DUE TO RDAR://53793006



TO BE CHECKED WITH SEG- DO NOT MATCH WITH SILVAL
IS THE PULL-UP VOLTAGE CORRECT?

SOC: PCIE		DRAWING NUMBER	051-05392	SIZE	D
Apple Inc.		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1	PAGE	9 OF 801
		SHEET	9 OF 92		


BOM_COST_GROUP=SOC

OK2INTEGRATE

AOP, NUB, and SMC GPIO's are referenced to PP1V25_S2_AOP

SOC: AOP


U0600
TMLR68A0-B09
BGA
SYM 7 OF 23



DOC_ATTENTION should be a TP for non dev programs,

SOC_SW_DBG SHOULD GO TO A LED IF POSSIBLE. NEEDS A TEST POINT AT MINIMUM

FIXTURE_MODE_L should be aliased to a TP for non dev programs, The TP is required



PAGE TITLE			SOC: AOP		
DRAWING NUMBER		051-05392	SIZE	D	
REVISION		4.0.0	BRANCH	evt-1	
PAGE		10 OF 801	SHEET	10 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					

BOM_COST_GROUP=SOC

SOC: POWER (DDR,SRAM)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
138S00139	138S00138		ALL	4.7UF 20% 4V 0201
138S00164	138S00138		ALL	4.7UF 20% 4V 0201

D

C

B


A

D

C

B

A




PAGE TITLE		DRAWING NUMBER		SIZE
SOC: POWER (DDR,SRAM)		051-05392		D
		REVISION		4.0.0
		BRANCH		evt-1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE		11 OF 801
		SHEET		11 OF 92

BOM_COST_GROUP=SOC

SOC: POWER (IO)

OK2INTEGRATE



desense recomends an additional 3 pF cap on PP1v25_aware_grp3
J313 can't fit it so it should go on a project specific page


VDD2_S2_SENSE1	B10	VSNS_VDD2_1	47
VDD2_S2_SENSE2	B37	VSNS_VDD2_2	47
VDD_PCPU_SENSE	AD36	VSNS_VDD_PCPU	47
VDD_ECPU_SENSE	AN23	VSNS_VDD_ECPU	47
VDD_GPU_SENSE	AC23	VSNS_VDD_GPU	47
VDD_SOC_S1_SENSE	AH22	VSNS_VDD_SOC	47
VDD_DISP_S1_SENSE	Y17	VSNS_VDD_DISP	47
VDD_DCS_SENSE	AN17	VSNS_VDD_DCS	47
VDDQL_SENSE	AN15	VSNS_VDDQL	47
VSS_PCPU_SENSE	AD37	VSNS_VSS_PCPU	47
VSS_DDR_SENSE	AN16	VSNS_VSS_DDR	47
VSS_SENSE1	B9	VSNS_VSS_1	47
VSS_SENSE2	B36	VSNS_VSS_2	47

BOM_COST_GROUP=SOC

SOC: POWER (IO)		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	12 OF 801
	SHEET	12 OF 92

SOC: POWER (CPU, GPU)

OK2INTEGRATE




PAGE TITLE		SOC: POWER (SOC, CPU, GPU)	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		13 OF 801	
SHEET		13 OF 92	

BOM_COST_GROUP=SOC

SOC: POWER (SRAM, SOC)

OK2INTEGRATE




PAGE TITLE		SOC: POWER (SRAM)	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	14 OF 801
		SHEET	14 OF 92


BOM_COST_GROUP=SOC

OK2INTEGRATE

PP0V805 S1 VDD FIXED
LPDP_RX Power may be grounded.
Wait until Dev Bringup is complete before grounding it.
Until then connect it to PP1V2_AWAKE



U0600
TMLR68A0-B09
BGA
SYM 13 OF 23








LPDP_RX Power may be grounded.
Wait until Dev Bringup is complete before grounding it.
Until then connect it to PP1V2_AWAKE

SYNCHMASTER.ref_soc_b13a
PAGE TITLE
SOC: POWER (Fixed, PLL's, Filtered)
DRAWING NUMBER: 051-05392
REVISION: 4.0.0
BRANCH: evt-1
PAGE: 15 OF 801
SHEET: 15 OF 92
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=SOC

SOC: GND (1)

OK2INTEGRATE



SOC: GND	
	DRAWING NUMBER 051-05392
REVISION 4.0.0	
BRANCH evt-1	
PAGE 16 OF 801	
SHEET 16 OF 92	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=SOC


OK2INTEGRATE

SOC: GND (2)


U0600
TMLR68A0-B09
BGA
SYM 20 OF 23




U0600
TMLR68A0-B09
BGA
SYM 21 OF 23



U0600
TMLR68A0-B09
BGA
SYM 22 OF 23









U0600
TMLR68A0-B09
BGA
SYM 23 OF 23






BOM_COST_GROUP=SOC

SYMC_MASTER=ref_soc_h13g		SYMC_DATE=05/04/2020	
PAGE TITLE			
		SOC: GND-2	
		DRAWING NUMBER	SIZE
051-05392		D	
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		17 OF 801	
SHEET		17 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			



D





C



B




A



BOM_COST_GROUP=DESENSE

PAGE TITLE		DRAWING NUMBER		SIZE	
SOC: DESENSE CAPS		051-05392		D	
		REVISION		4.0.0	
		BRANCH		evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		18 OF 801	
		SHEET		18 OF 92	

SPI NOR (1.8V 64 M-BIT)



BOM_COST_GROUP=SOC


PAGE TITLE		DRAWING NUMBER		SIZE
SPI NOR		051-05392		D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		19 OF 801		
SHEET		19 OF 92		

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


OK2INTEGRATE

A Series Terminations


TCON SPI Interface




Speaker Amp TDM Interface




Trackpad SPI Interface




Master PMU SPI Interface




Slave PMU SPI Interface




SPMI Interface




AOP Gyro SPI Interface





B BOOT Config Aliases




C SSD S5E Data/Clock Aliases



D Test Points



E Pull Down Resistors



PAGE TITLE SOC: Project Support		
Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH evt-1	
	PAGE 21 OF 801	
	SHEET 20 OF 92	

Ceres - Secure Element


*** OK2INTEGRATE ***

Timing Requirements:
- VBAT supply ramp time: 20ms

Per TGA Power Block Diagram v0.3

Based on SPMI only use case

IccMax: 100mA As per NXP preliminary estimate, final pending




<rdar://problem/52067756> [SN200V] Wired Mode SE Only Reference Design Material
<rdar://problem/45108950> Mac - Venus Reference guide and De-coupling requirements

BOM_COST_GROUP=SECURE ELEMENT

PAGE TITLE		SECURE ELEMENT	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		50 OF 801	
SHEET		21 OF 92	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED




Mates with x

BMU output is enabled after power is supplied by other means, such as USB-C connector. MLB is thus unpowered during system assembly.

BOM_COST_GROUP=BATTERY

PAGE TITLE		DRAWING NUMBER		SIZE	
BMU Connector, Btn Logic		051-05392		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		PAGE	
		4.0.0		51 OF 801	
		BRANCH		SHEET	
		evt-1		22 OF 92	



PAGE TITLE		DRAWING NUMBER	
PBUS SUPPLY & BATTERY CHARGER		051-05392	
PAGE		REVISION	
52 OF 801		4.0.0	
SHEET		BRANCH	
23 OF 92		evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			

BOM_COST_GROUP=BATTERY


*** OK2INTEGRATE ***

CHGR I2C Level Translation

SMBUS_CHGR_1V8_[SCL/SDA]: Level translation circuit to be placed in project specific I2C page.


CHGR_INT_L Level Translation

Stuff R5320 in case, glitch during power sequencing is a concern.




CHGR_AUX_OK Pull Up

Pull up to MPMU LDO9, or rely on MPMU internal pull up.
OK, to completely remove pull up, but consult PMU architecture and check OTP before that.



Delay for 3.8V VR Enable

RDAR://59315467
R5340 and C5340 might need tweaking after charz.




PAGE TITLE		BATTERY CHARGER SUPPORT	
Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	53 OF 801
		SHEET	24 OF 92

BOM_COST_GROUP=BATTERY

OK2RELEASE

3V8 AON CONTROLLER



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02326	1	IC,RAA225501,3-PR VOLT REG,TPN32	U5700	CRITICAL	P3V8AON_IC+A0
353S02472	1	IC,RAA225501B,ICE,BOM1,A1,OTP-8080_QFN32	U5700	CRITICAL	P3V8AON_IC+A1_R0B0


SYNC_MASTER=ref_vr_iceman SYNC_DATE=04/20/2020

Apple Inc.

DRAWING NUMBER: 051-05392
 REVISION: 4.0.0
 BRANCH: evt-1
 PAGE: 57 OF 801
 SHEET: 25 OF 92

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED


BOM_COST_GROUP=PLATFORM POWER




SYNC_MASTER=ref_vr_iceman		PAGE TITLE	
POWER: 3V8 AON (2/2)		DRAWING NUMBER	SIZE
Apple Inc.		051-05392	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	evt-1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 801
I I NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 92
I I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART			
I I I ALL RIGHTS RESERVED			

BOM_COST_GROUP=PLATFORM POWER


A PP5V_S2 to PP3V8_AON VDRV Connection




B PP3V8_AON Probe Points




C PPBUS_AON Bulk Capacitance



D PP3V8_AON Current Sense



E PP3V8_AON Current Sense Cal Control Circuit



\$X1757GHUB/mlb/sim/ltpspice/pp3v8_aon_vddmain/pp3v8_aon_vddmain_current_sense.asc

PAGE TITLE		SYNC_MASTER=T585_REF_VR_ICEMAN_0.36.0		SYNC_DATE=10/11/2019	
POWER: 3V8 AON SUPPORT					
		DRAWING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1		
		PAGE	59 OF 801		
		SHEET	27 OF 92		

SLAVE PMU BUCKS

D

C

B


A

D

C

B

A





PMU: SLAVE INPUT PWR & BUCKS		DRAWING NUMBER	051-05392	SIZE	D
Apple Inc.		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	evt-1		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 801		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		SHEET	28 OF 92		

BOM_COST_GROUP=PLATFORM POWER

SLAVE PMU LDO


LDO INPUTS

LDO OUTPUTS





BOM_COST_GROUP=PLATFORM POWER

SLAVE PMU GND,ADC,& GPIO





PLACEMENT NOTE:
CONNECT VSS_REF THROUGH ALL GND PLANES PLACE XW AT VSS_REF PIN, ROUTE VSS_RTN BACK FROM THE VREF / IREF PASSIVES




RECOMMENDED TO HAVE PD ON UNUSED RESET_PIN
DFT_CTRL0=0 ==> DFT_CTRL1=SWDCLK

CAN DIRECTLY SHORT TO GND, BUT PD HELPS IF NEED TO OVERRIDE BY NOSTUFFING IT ==>
CAN LEAVE IT FLOATING AS OTP DISABLES IT AND HAS PD PAD KEEPS PD ON DEV TO BE ABLE TO OVERRIDE IT






PAGE TITLE		
PMU: SLAVE GPIO & GND		
DRAWING NUMBER	051-05392	SIZE
REVISION	4.0.0	D
BRANCH	evt-1	
PAGE	79 OF 801	
SHEET	30 OF 92	


BOM_COST_GROUP=PLATFORM POWER




29	NC_SPMU_VLD06	==	NC_SPMU_VLD06	MAKE_BASE=TRUE	NO_TEST=1
29	CAP_PPSPMU_VLD09	==	CAP_PPSPMU_VLD09	MAKE_BASE=TRUE	
29	NC_SPMU_VLD015	==	NC_SPMU_VLD015	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_VLD017	==	NC_SPMU_VLD017	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_VLD018	==	NC_SPMU_VLD018	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_EXT32K_IN	==	NC_SPMU_EXT32K_IN	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO1	==	NC_SPMU_GPIO1	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO2	==	NC_SPMU_GPIO2	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO4	==	NC_SPMU_GPIO4	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO5	==	NC_SPMU_GPIO5	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO6	==	NC_SPMU_GPIO6	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO7	==	NC_SPMU_GPIO7	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO8	==	NC_SPMU_GPIO8	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO9	==	NC_SPMU_GPIO9	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO10	==	NC_SPMU_GPIO10	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO11	==	NC_SPMU_GPIO11	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO12	==	NC_SPMU_GPIO12	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO13	==	NC_SPMU_GPIO13	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO14	==	NC_SPMU_GPIO14	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO15	==	NC_SPMU_GPIO15	MAKE_BASE=TRUE	NO_TEST=1
30	NC_SPMU_GPIO16	==	NC_SPMU_GPIO16	MAKE_BASE=TRUE	NO_TEST=1



PP2V5 AWAKE NAND



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
138s00336	5	CAP,CER,1UF,10V,16V,X6S,MUR,0402	C5151,C8022,C8025,C8028,C8031		




PAGE TITLE: PMU: Slave extra

	DRAWING NUMBER	051-05392	SIZE	D
	REVISION	4.0.0		
	BRANCH	evt-1		
	PAGE	80 OF 801		
SHEET		31 OF 92		

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

MASTER PMU BUCKS



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
103800385	1	RES,TK,887KOHM,0.14,1/20W,0201	R8100	CRITICAL	PPBUS_3S <<= FOR 3S BATTERY
103800480	1	RES,MF,453KOHM,0.1,1/20W,0201	R8101	CRITICAL	PPBUS_3S
103800481	1	RES,MF,910KOHM,0.1,1/20W,0201	R8100	CRITICAL	PPBUS_12VDCIN <<= FOR 12V DCIN
103800043	1	RES,MF,280KOHM,0.1,1/20W,0201	R8101	CRITICAL	PPBUS_12VDCIN
103800385	1	RES,TK,887KOHM,0.14,1/20W,0201	R8100	CRITICAL	PPBUS_158VDCIN <<= FOR 15.8V DCIN
103800086	1	RES,MF,205KOHM,0.14,1/20W,0201	R8101	CRITICAL	PPBUS_158VDCIN

PMU: MASTER INPUT PWR & BUCKS


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

BOM_COST_GROUP=PLATFORM POWER

DRAWING NUMBER	051-05392	SIZE	D
REVISION	4.0.0	BRANCH	evt-1
PAGE	81 OF 801	SHEET	32 OF 92

MASTER PMU BUCKS & GND



PLACEMENT NOTE:
CONNECT VSS_REF THROUGH ALL GND PLANES PLACE XW AT VSS_REF PIN. ROUTE VSS_RTIN
BACK FROM THE VREF / IREF PASSIVES

PAGE TITLE		DRAWING NUMBER		SIZE
PMU: MASTER BUCKS & GND		051-05392		D
Apple Inc.		4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 11V ALL RIGHTS RESERVED		BRANCH		
		evt-1		
		PAGE		
		82 OF 901		
		SHEET		
		33 OF 92		

BOM_COST_GROUP=PLATFORM POWER

MASTER PMU LDO, ADC, & GPIO

D

C

B

A

D






C

B










A

NO_TEST=1	NC MPMU IDAC OUT<0>	G17	IDAC_OUT<0>
NO_TEST=1	NC MPMU IDAC OUT<1>	G16	IDAC_OUT<1>
NO_TEST=1	NC MPMU IDAC OUT<2>	G14	IDAC_OUT<2>
NO_TEST=1	NC MPMU IDAC OUT<3>	G13	IDAC_OUT<3>
NO_TEST=1	NC MPMU IDAC OUT<4>	H17	IDAC_OUT<4>
NO_TEST=1	NC MPMU IDAC OUT<5>	H16	IDAC_OUT<5>
NO_TEST=1	NC MPMU IDAC OUT<6>	H14	IDAC_OUT<6>
NO_TEST=1	NC MPMU IDAC OUT<7>	H13	IDAC_OUT<7>
NO_TEST=1	NC MPMU IDAC OUT<8>	J16	IDAC_OUT<8>
NO_TEST=1	NC MPMU IDAC OUT<9>	J14	IDAC_OUT<9>
NO_TEST=1	NC MPMU IDAC OUT<10>	K17	IDAC_OUT<10>
NO_TEST=1	NC MPMU IDAC OUT<11>	K16	IDAC_OUT<11>
NO_TEST=1	NC MPMU IDAC OUT<12>	K14	IDAC_OUT<12>
NO_TEST=1	NC MPMU IDAC OUT<13>	K13	IDAC_OUT<13>
NO_TEST=1	NC MPMU IDAC OUT<14>	L17	IDAC_OUT<14>
NO_TEST=1	NC MPMU IDAC OUT<15>	L16	IDAC_OUT<15>
NO_TEST=1	NC MPMU IDAC OUT<16>	L14	IDAC_OUT<16>
NO_TEST=1	NC MPMU IDAC OUT<17>	L13	IDAC_OUT<17>






U8100	SER	OMIT_TABLE
WLED_LP_LX	C21	NC MPMU WLED LP LX 0
WLED_LP_LX	C22	NC MPMU WLED LP LX 1
WLED_HP1_LX	A19	NC MPMU WLED HP1 LX 0
WLED_HP1_LX	B19	NC MPMU WLED HP1 LX 1
WLED_HP1_LX	C19	NC MPMU WLED HP1 LX 2
WLED_HP2_LX	E21	NC MPMU WLED HP2 LX 0
WLED_HP2_LX	E22	NC MPMU WLED HP2 LX 1
WLED_VOUT_FB	E18	NC MPMU WLED VOUT_FB
VCP_OUT_SPARE	U21	NC MPMU VCP_OUT_SPARE
VMBX_SPARE	J12	NC MPMU VMBX_SPARE



U8100	SER	OMIT_TABLE
VLD01	J22	NC MPMU VLD01
VLD02	K20	NC MPMU VLD02
VLD03	L21	PP1V2 S2
VLD05	K22	NC MPMU VLD05
VLD07	H22	PP3V3 S2 UPC
VLD09	M19	PP1V8 AON MPMU
VLD010	G20	NC MPMU VLD010
VLD013	H20	NC MPMU VLD013
VLD014	L19	NC MPMU VLD014
VLD016	G22	NC MPMU VLD016
VLD019	J20	NC MPMU VLD019
VREP_ADC	H7	MPMU VREF ADC




U8100	SER	OMIT_TABLE
GPIO1	P16	IPD LID OPEN LV8
GPIO2	T9	CHGR AUX OK
GPIO3	T7	SWD NUB PMU SWDIO
GPIO4	R11	CODEC WAKE L
GPIO5	T8	WLBT WAKE
GPIO6	U7	IPD PWR EN
GPIO7	T11	NC HDMI CEC IRQ
GPIO8	U10	NC USB3 WAKE
GPIO9	R12	NC HDMI RESET L
GPIO10	U9	LCD PWR EN
GPIO11	T12	P3V3S2 PWR_EN MPMU
GPIO12	U11	PVDD1 PWR EN
GPIO13	T13	WLBT PWR EN
GPIO14	U13	IPD WAKE L
GPIO15	M13	SE PWR EN
GPIO16	M14	SENSOR PWR EN
GPIO17	N14	NANDO LPB L
GPIO18	R13	BL PWR EN
GPIO19	U14	P3V8AON LPM
GPIO20	U15	P5VS2 PWR EN
GPIO21	T14	NC MPMU NANDO RESET L
GPIO22	U16	IPD OCP FLT
GPIO23	U17	NC USB3 PWR EN
GPIO24	R14	NC MPMU GPIO24
GPIO25	N10	P2V5 NANDO DISCHARGE EN
GPIO26	P8	NC FAN PWR EN
GPIO27	P17	NC MPMU GPIO27




		DRAWING NUMBER 051-05392	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		REVISION 4.0.0	BRANCH evt-1
BOM_COST_GROUP=PLATFORM POWER		PAGE 83 OF 801	SHEET 34 OF 92


A BUCK 14 Filter




B PMU Main BUCK Decoupling




C PPVDD_PMU_LDO_PREREG Aliases




D PPVDD_SOC_S1 Decoupling




E PMU Control Flag Pull-Ups




F PMU Input Protection




G PMU Test Points



H PMU GND Aliases



I PMU_RESET_1V8 Generation




J PMU NC Aliases

NC HDMI CEC IRO	==	NC HDMI CEC IRO	NO_TEST=1
NC USB3 WAKE	==	NC USB3 WAKE	NO_TEST=1
NC HDMI RESET L	==	NC HDMI RESET L	NO_TEST=1
NC USB3 PWR EN	==	NC USB3 PWR EN	NO_TEST=1
NC MPMU GPIO24	==	NC MPMU GPIO24	NO_TEST=1
NC MPMU LDO1 EN	==	NC MPMU LDO1 EN	NO_TEST=1
NC FAN PWR EN	==	NC FAN PWR EN	NO_TEST=1
NC MPMU GPIO27	==	NC MPMU GPIO27	NO_TEST=1

K PMU Signal Aliases

NC MPMU VLD05	==	NC MPMU VLD05	NO_TEST=1
NC MPMU VLD010	==	NC MPMU VLD010	NO_TEST=1
NC MPMU VLD013	==	NC MPMU VLD013	NO_TEST=1
NC MPMU VLD014	==	NC MPMU VLD014	NO_TEST=1
NC MPMU VLD016	==	NC MPMU VLD016	NO_TEST=1
NC MPMU BUTTON3	==	NC MPMU BUTTON3	NO_TEST=1
NC MPMU BUTTON4	==	NC MPMU BUTTON4	NO_TEST=1
NC MPMU BUTTON01	==	NC MPMU BUTTON01	NO_TEST=1
NC MPMU BUTTON02	==	NC MPMU BUTTON02	NO_TEST=1
NC MPMU BUTTON03	==	NC MPMU BUTTON03	NO_TEST=1

K PMU Signal Aliases



PAGE TITLE: PMU: Master extra

Apple Inc.

DRAWING NUMBER: 051-05392

REVISION: 4.0.0


BRANCH: evt-1

PAGE: 84 OF 801


SHEET: 35 OF 92

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 11V ALL RIGHTS RESERVED

3.3V AON LDO




1.8V AON LDO



PAGE TITLE		SYNC_MASTER=tpa_140		SYNC_DATE=05/31/2019		
Power: LDOs						
	DRAWING NUMBER		051-05392		SIZE	
	REVISION		4.0.0		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		evt-1	
			PAGE		121 OF 801	
			SHEET		36 OF 92	


A PP3V3_S2 Discharge Circuit

LtSpice:




\$X1757GHUB/mlb/sim/ltspice/pp3v3_s2_discharge/pp3v3_s2_discharge_diodes_inc.asc

D PP3V3_S2 Probe Points




E PP5V_S2 Probe Points



B PP5V_S2 Discharge Circuit


LtSpice:



\$X1757GHUB/mlb/sim/ltspice/pp5v_s2_discharge/pp5v_s2_discharge_diodes_inc.asc

C P3V3S2_PWR_EN Gating Logic

Radar:



NOTE:

Per Sera PMU OTP, GPIO11 is OFF when the System is OFF.
 A side-effect is that during the SIP_SMC->AWAKE transition the rail goes from ON->OFF->ON, which means we lose trackpad power during the OFF transition.
 IPD_PWR_EN and PP5V_S2_EN were moved to GPIOs that Sera PMU can "hold" off.

PAGE TITLE POWER: 5V, 3V3 Support		
Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	BRANCH evt-1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 122 OF 801
		SHEET 37 OF 92


* OK2INTEGRATE *

5V_S2 Voltage Regulator

SET ONE OPTION FOR PBUS CAPS

PACK_OPTION=5V_S2_PBUS-B12
PACK_OPTION=5V_S2_PBUS-D2
PACK_OPTION=5V_S2_PBUS-D12

START UP TIME < 15 MS



PAGE TITLE		POWER: 5V S2	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		123 OF 801	
SHEET		38 OF 92	

BOM_COST_GROUP=PLATFORM POWER


* OK2INTEGRATE *

3V3_S2 VR

SET ONE OPTION FOR PBUS CAPS

- PACK_OPTION=3V3_S2_PBUS-B12
- PACK_OPTION=3V3_S2_PBUS-D2
- PACK_OPTION=3V3_S2_PBUS-D12
- PACK_OPTION=3V3_S2_PBUS-25V_D2

START UP TIME <5 MS




VOUT=3.3V
 EDC=2.5A
 TDC=2.0A
 F=1.5MHZ

PAGE TITLE		POWER: 3V3 S2	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		127 OF 801	
SHEET		39 OF 92	

BOM_COST_GROUP=PLATFORM POWER

A PP3V3_S2SW_IPD Load Switch & e-Fuse


LTSpice



RC Delay: 25.5 ms
 Current Limit: 490mA
 $RLIM = 2000 / (490mA - 0.04) = 4.44k (4.42k)$
 /FLT Open Drain
 Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8_AON))
[\\$X1757GHUB/mlb/sim/ltspace/ocp_rc_filters/ocp_filters.asc](#)


B PP5V_S2SW_IPD Load Switch & e-Fuse

LTSpice




RC Delay: 4.7 ms
 Current Limit: 1.35A = 1.25A (KBDBKLT) + 100mA (IPD)
 $RLIM = 2000 / (1.35A - 0.04) = 1.5267k (1.5k)$
 /FLT Open Drain
 Host-Controlled (EN = MPMU GPIO6, 1.8V LVC MOS (PP1V8_AON))
[\\$X1757GHUB/mlb/sim/ltspace/ocp_rc_filters/ocp_filters.asc](#)

C PPBUS_AONSW_IPD Load Switch & e-Fuse




Current Limit: 3A
 $RLIM = 2000 / (3A - 0.04) = 676 (665)$
 /FLT Open Drain
 Self-Controlled (EN = 3.13V to 5.93V)


D IPD OCP Fault




E PP3V3_S2SW_SNS Load Switch



F PP1V8_S2SW_VDD1 Load Switch



G IPD_PWR_EN Gating Logic



Radar:




PAGE TITLE		Power: Load Switches	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		128 OF 801	
SHEET		40 OF 92	

D


SIO I2C0

DEVICE	DEV	WR	RD
ACE 0	0x38	0x70	0x71
ACE 1	0x3F	0x7E	0x7F



SIO I2C1


DEVICE	DEV	WR	RD
SPKR AMP L	0x31	0x62	0x63



C

SIO I2C2

DEVICE	DEV	WR	RD
NC I2C CODEC SCL			
NC I2C CODEC SDA			




UNUSED

B

SIO I2C3


DEVICE	DEV	WR	RD
SPKR AMP R	0x34	0x68	0x69
CODEC	0x48	0x90	0x91



A

SIO I2C4


DEVICE	DEV	WR	RD
NC I2C DFR SCL			
NC I2C DFR SDA			



UNUSED

DISP I2C

DEVICE	DEV	WR	RD
LP8549	0x2C	0x58	0x59



PAGE TITLE		I2C: SIO, DISP	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		130 OF 801	
SHEET		41 OF 92	


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

UNUSED

ISP I2C0
DEVICE ___ DEV ___ WR ___ RD ___

UNUSED


ISP I2C1
DEVICE ___ DEV ___ WR ___ RD ___



ISP I2C2
DEVICE ___ DEV ___ WR ___ RD ___
CAMERA 0x10 0x20 0x21
IMAGE SENSOR 0x36 0x6C 0x6D

UNUSED


ISP I2C3
DEVICE ___ DEV ___ WR ___ RD ___



AOP I2C0
DEVICE ___ DEV ___ WR ___ RD ___
ALS 0x29 0x52 0x53

UNUSED


AOP I2C1
DEVICE ___ DEV ___ WR ___ RD ___



PAGE TITLE		I2C: ISP, AOP	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		131 OF 801	
SHEET		42 OF 92	
<small> NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED </small>			


D

SMC I2C0
 DEVICE DEV WR RD
 CHARGER 0x09 0x12 0x13
 BMU 0x0B 0x16 0x17




C

SMC I2C1
 DEVICE DEV WR RD
 ACE 0 0x38 0x70 0x71
 ACE 1 0x3F 0x7E 0x7F



B


SMC I2C2
 DEVICE DEV WR RD
 TBD 0x-- 0x-- 0x--




UNUSED

A

SMC I2C3
 DEVICE DEV WR RD
 PALM TEMP 0x4C 0x98 0x99



SMC I2C4
 DEVICE DEV WR RD
 TBD 0x-- 0x-- 0x--




UNUSED

I2C: SMC		DRIVING NUMBER	051-05392	SIZE	D
		REVISION	4.0.0	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I I V ALL RIGHTS RESERVED	
		BRANCH	evt-1		
		PAGE	132 OF 801		
		SHEET	43 OF 92		


A 5V S2 VR High Side Current Sensor (IO5R)

GAIN: 100X, EDP: 2.4 A
 RSENSE: 0.01 (RD550) OR SHORT
 VSENSE: 24 MV, RANGE: 5.0 A
 MPMU, AMUX_B<2>




D DCIN Voltage Sensor (VD0R)

GAIN: 0.2067X
 Vnominal: 16.5V, Range: 22.29V
 MPMU, AMUX_A<0>




B 3V3 S2 VR High Side Current Sensor (IO3R)

GAIN: 100X, EDP: 1 A
 RSENSE: 0.05 (RD560) OR SHORT
 VSENSE: 50 MV, RANGE: 1.0 A
 MPMU, AMUX_B<1>




E DCIN Current Sensor (ID0R)

Charger Gain: 20x, EDP: 4.2A
 RSENSE: 0.010 (R5220)
 MPMU, AMUX_A<1>




F BMON Current Sensor (IPBR)

Charger Gain: 7.9x, EDP: 8.48A
 RSENSE: 0.005 (R5260)
 MPMU, AMUX_A<3>



C PPBUS Voltage Sensor (VP0R)

GAIN: 0.2865X
 Vnominal: 13.05V, Range: 14.05V
 MPMU, AMUX_A<2>




\$X1757GHUB/mlb/sim/ltspice/vp0r_sense/vp0r_pbus_vsense_pulse_diodesinc.asc
 \$X1757GHUB/mlb/sim/ltspice/vp0r_sense/vp0r_pbus_vsense_pulse_onsemi.asc

SENSORS: POWER HIGH SIDE (1/2)		
Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	135 OF 801
	SHEET	44 OF 92

A LCD Backlight High Side Current Sensor (IBLR)

GAIN: 100X, EDP: 0.6 A
 RSENSE: 0.025 (RP800) OR SHORT
 VSENSE: 15 mV, RANGE: 0.6 A
 SPMU AMUX_A<0>




PAGE TITLE		
SENSORS: POWER HIGH SIDE (2/2)		
Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	136 OF 801
	SHEET	45 OF 92

BOM_COST_GROUP=SENSORS


A WLAN BT 3V3 S2 Current Sensor (IW3C)

GAIN: 100X, EDP: 1.5 A
 RSENSE: 0.01 (RD810) OR SHORT
 VSENSE: 15 mV, RANGE: 1.5 A
 SPMU AMUX_B<2>




B Left Speaker Amplifier Current Sensor (Ixxx)

GAIN: 100X, EDP: 2.6 A
 RSENSE: 0.005 (RD820) OR SHORT
 VSENSE: 13 mV, RANGE: 3.3 A



C Keyboard LED 5V Current Sensor (IKBC)


GAIN: 100X, EDP: 0.24 A
 RSENSE: 0.05 (RD880) OR SHORT
 VSENSE: 12 mV, RANGE: 0.33 A
 SPMU AMUX_A<1>




PAGE TITLE SENSORS: POWER LOW SIDE (1/2)		
Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	BRANCH evt-1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 138 OF 801	SHEET 46 OF 92

A ADC Input Aliases


MASTER PMU AMUX ALIAS



SLAVE PMU AMUX ALIAS




B SOC Sense Lines




C I/V Sensor Ground Reference Aliases

Master PMU ADC Ground Alias




Slave PMU ADC Ground Alias



PAGE TITLE		
SENSORS: POWER SUPPORT		
Apple Inc.	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	140 OF 801
	SHEET	47 OF 92


A Master PMU TDEV1 (Txxx)

Location: 3.8V AON VR




B Master PMU TDEV2 (Txxx)

Location: SoC back side ?




C Master PMU TDEV3 (TIOP)

Location: Thunderbolt Proximity




D Master PMU TDEV4 (TWOP)

Location: Wireless Proximity




E Master/Slave PMU VSS Connection




F Master PMU TDEV5 (TPMP)

Location: Master PMU Proximity




G Master PMU TDEV6 (Txxx)

Location: NAND, TBD




H Master PMU TDEV7 (TCHP)

Location: Charger Proximity




I Master PMU TDEV8 (TMVR)

Location: Main VR (PP3V8_AON_VDDMAIN)




J Slave PMU TDEV1 (Txxx)

Location: TBD




K Slave PMU TDEV2 (TH0T)

Location: NAND Proximity




L Slave PMU TDEV3 (Txxx)

Location: TBD




M Slave PMU TDEV4 (TSCD)

Location: SOC Proximity



N Slave PMU TDEV5 (TPSP)

Location: Slave PMU Proximity




PAGE TITLE		
Sensors: Thermal		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	141 OF 801
	SHEET	48 OF 92

BOM_COST_GROUP=SENSORS



OPEN ITEMS:

FERRITE IS PLACEHOLDER ONLY
 J417 USES 1555S0686 (01005)
 MUST FIND PROPER PART, IF ONE IS NEEDED AT ALL
 WHAT DOES SM SCAN MODE PIN DO AND WHY IS IT GROUND ON J417??

KOBOL: ACCEL & GYRO




SPI LEVEL TRANSLATION




SENSORS: MOTION		
Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	REVISION 4.0.0	PAGE 144 OF 801
	BRANCH evt-1	SHEET 49 OF 92

BOM_COST_GROUP=SENSORS


A RIO Board Connector




B TOUCHID Power Enable Pull-Up



C RIO Control Capacitors



PAGE TITLE		DRAWING NUMBER		SIZE	
RIO Connector		051-05392		D	
Apple Inc.		REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		evt-1	
		PAGE		149 OF 801	
		SHEET		50 OF 92	



Caps and connector must be aliased to BBR signals.
 Lanes 1 and 2 can be swapped, both pairs, both sides; all or nothing.
 Inputs can be polarity inverted independently per pair.
 All swaps and inversions must be communicated to TBT Firmware team.

D

D

C

C

B

B

A

A






BOM_COST_GROUP=TBT

 Apple Inc.		DRAWING NUMBER 051-05392	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION 4.0.0	BRANCH evt-1
		PAGE 150 OF 801	SHEET 51 OF 92




OK2INTEGRATE

USBC HIGH-SPEED AC COUPLING







Caps and connector must be aliased to BBR signals.
Lanes 1 and 2 can be swapped, both pairs, both sides; all or nothing.
Inputs can be polarity inverted independently per pair.
All swaps and inversions must be communicated to TBT Firmware team.



3.3V LDO



		DRAWING NUMBER 051-05392	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		REVISION 4.0.0	BRANCH evt-1
BOM_COST_GROUP=TBT		PAGE 151 OF 801	SHEET 52 OF 92



PAGE TITLE		DRAWING NUMBER	
USB-C: Support 1 ATC01		051-05392	
Apple Inc.		REVISION	
		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		evt-1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I I NOT TO REPRODUCE OR COPY IT		152 OF 801	
I I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART		SHEET	
I I I I ALL RIGHTS RESERVED		53 OF 92	

BOM_COST_GROUP=USB-C

** OK2INTEGRATE **


Ace 0 is Debug Port?

Ace 1 is Debug Port?

D

D

Main Debug Port



Ace2 GPIOs


Ace 1 is non-debug Port?

Ace 0 is non-debug Port?


C

C

Non-debug Port



Unused ports




Connections for Laptops (USBC power in)

Connections for Desktops (No USBC power in)

A


A



BOM_COST_GROUP=USB-C

PAGE TITLE		USB-C: Support 2 ATC01	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		153 OF 801	
SHEET		54 OF 92	

** OK2INTEGRATE **




Either a Testpoint or Arkanoid connector must be present for GPIO0 (EVEN IN PRODUCTION)

REAR PORT: CONNECT UPC SPI TO ROM FRONT PORT: GROUND UPC SPI


BOM_COST_GROUP=USB-C

PAGE TITLE		DRAWING NUMBER		SIZE	
USB-C: Port Controller ATC0		051-05392		D	
Apple Inc.		REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		evt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		154 OF 801	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/II NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I/IV ALL RIGHTS RESERVED		SHEET		55 OF 92	




Left Rear Port

FOR POR, VERIFY 20% TOLERANCE ON 0.22UF AC COUPLING CAP IS OK




FOR POR, VERIFY 20% TOLERANCE ON 0.22UF AC COUPLING CAP IS OK

PLACE VBUS CAP NEAR EACH VBUS PIN



Left Front Port



Cowling Bosses



BOM_COST_GROUP=USB-C

PAGE TITLE		USB-C: Connector(s)	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		156 OF 801	
SHEET		57 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			







OK2INTEGRATE



PARROT 0 I2C/RESET LEVEL SHIFTERS




TBT LS RX/TX LEVEL SHIFTERS

PARROT 1 I2C/RESET LEVEL SHIFTERS




PAGE TITLE		
USB-C: HS Level Shifters		
DRAWING NUMBER	051-05392	SIZE
REVISION	4.0.0	D
BRANCH	evt-1	
PAGE	157 OF 801	
SHEET	58 OF 92	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED		


BOM_COST_GROUP=USB-C



Alias Debug Reset signal to ATC0 Debug Level Shifter (UF700)



Tie ACE2 Pin C4 (GPIO6) together and alias to UPC_FORCE_PWR.




PAGE TITLE USB-C: Project Specific		
Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH evt-1	
	PAGE 159 OF 801	
	SHEET 59 OF 92	

RASPUTIN WIFI/BT MODULE

FOR HOSTINTERFACE TABLES REFER TO:
RDAR://PROBLEM/53187294

FOR DESIGN DOCUMENTATION,
SYSTEM INTEGRATION QUESTIONS:
RDAR://PROBLEM/44786407



OMIT TABLE
UL000
LBEE5XV1YR-506
LGA
SYM 1 OF 4

Pin	Signal	IO Type	IO Mode
27	ANT_CO	GPIO HW SETTINGS:	1.8VHZIPU
89	ANT_C1	VDDIORESET/POST-RESET	1.8VHZIPU
44	BT_DEDICATED	BT_DEDICATED	1.8VHZIPU
133	BT_GPIO_1	1.8VHZINP	1.8VHZINP
124	BT_GPIO_2	1.8VHZIPD	1.8VHZIPD
37	BT_GPIO_3	1.8VHZIPD	1.8VHZIPD
123	BT_GPIO_4	1.8VHZIPD	1.8VHZIPD
36	BT_GPIO_5	1.8VHZIPU	1.8VHZIPU
38	BT_I2S_DI	1.8VHZIHZ	1.8VHZIHZ
125	BT_I2S_DO	1.2VPIPU	1.2VPIPU
39	BT_I2S_CLK	1.2VPIPU	1.2VPIPU
126	BT_I2S_MS	1.8VHZIHZ	1.8VHZIHZ
507	RF_SW_CTRL_18	1.8VHZIHZ	1.8VHZIHZ
528	RF_SW_CTRL_19	1.8VHZIHZ	1.8VHZIHZ
517	LHL_GPIO0	1.2V	1.2V
518	LHL_GPIO1	1.2V	1.2V
48	LHL_GPIO2	1.2V	1.2V
76	WLBT_PWR_EN	WLBT_REG_ON	WLBT_REG_ON
153	PMU_CLK32K_WLBT	CLK_32K	CLK_32K

RASPUTIN BOM TABLE:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S00763	1	MODULE, WEAR BT, RASPUTIN, ESH-11, M, US349	UL000	CRITICAL	

RASPUTIN ALTERNATE BOM:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00758	339S00763	ANY	UL000	RASPUTIN USI ES6.5

TPL001	PMU_CLK32K_WLBT	34 60 61
TPL002	WLBT_PWR_EN	34 60 61
TPL003	WLBT_WAKE	34 60 61
TPL004	TPT_WLAN_JTAG_TCK	60 80
TPL005	TPT_WLAN_JTAG_TMS	60 80
TPL006	TPT_WLAN_JTAG_TDI	60 61 80
TPL007	TPT_WLAN_JTAG_TDO	60 61 80
TPL008	TPT_WLAN_JTAG_TRSTN	60 80
TPL009	WLAN_JTAG_SEL	60
TPL012	BT_TIME_SYNC_1V8	7 60 61
TPL013	NC_BT_GPIO_4	60 80
TPL014	BT_R1_TIME_SYNC	60 61
TPL017	UART_WLAN_R2D	7 60
TPL018	UART_WLAN_D2R	7 60
TPL019	UART_WLAN_R2D_RTS_L	7 60
TPL020	UART_WLAN_D2R_CTS_L	7 60
TPL021	WLAN_TIME_SYNC_1V8	60 61
TPL022	WLAN_CONTEXT_A	10 60 61
TPL023	WLAN_CONTEXT_B	10 60 61
TPL024	NC_SEMI_WLBT_CLK_1V8	60 80
TPL025	NC_SEMI_WLBT_DAT_1V8	60 80
PPL030	PCIE_CLK100M_WLBT_P	9 60
PPL031	PCIE_CLK100M_WLBT_N	9 60
TPL032	WLBT_RESET_L	9 60 61
TPL033	WLBT_CLKREQ_L	9 60 61

PAGE TITLE: **WIFI/BT: MODULE**

Apple Inc.

BRANDING NUMBER: 051-05392
REVISION: 4.0.0
BRANCH: evt-1
PAGE: 200 OF 801
SHEET: 60 OF 92

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=WIRELESS

RASPUTIN WIFI/BT MODULE GND




ANTENNA CONNECTORS

OK2INTEGRATE

OMIT_TABLE


OMIT_TABLE

OMIT_TABLE




2G_C1
5G_C0
BT_C0

2G_C0
5G_C1
BT_C1



WLBT DEBUG CONNECTOR




PAGE TITLE		DRAWING NUMBER		SIZE	
WIFI/BT: ANTENNA and GND		051-05392		D	
Apple Inc.		REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		evt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		201 OF 801	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		SHEET		61 OF 92	

BOM_COST_GROUP=WIRELESS

*** OK2INTEGRATE ***

NANDO S5E0



PAGE TITLE		STORAGE: SSD0 S5E <0>	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		220 OF 801	
SHEET		62 OF 92	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

NANDO S5E1

D

D

C


C

B

B

A

A




DRAWING NUMBER		051-05392	SIZE	D
REVISION		4.0.0		
BRANCH		evt-1		
PAGE		221 OF 801		
SHEET		63 OF 92		

BOM_COST_GROUP=SSD

OK2INTEGRATE

THIS EXTERNAL NAND VCC DISCHARGE CIRCUITRY IS FOR SYSTEM THAT DOES NOT USE OCARINA




PAGE TITLE		
STORAGE: NON OCARINA SUPPORT		
Apple Inc.	DRAWING NUMBER	SIZE
	051-05392	D
	REVISION	
	4.0.0	
	BRANCH	
	evt-1	
	PAGE	
	224 OF 801	
	SHEET	
	64 OF 92	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SSD 24M CLOCK TERMINATIONS

TOPOLOGY TBD



- 62 [OUT] TPT NAND0_S5E0_JTAG_TDI [TBD] TP-P4 TPP000
- 62 [IN] TPT NAND0_S5E1_JTAG_TDO [TBD] TP-P4 TPP001
- 62 [OUT] TPT NAND0_S5E0_ANIO_VREF [TBD] TP-P4 TPP002
- 62 [IN] TPT NAND0_S5E0_ANI1_VREF [TBD] TP-P4 TPP003
- 62 [OUT] TPT NAND0_S5E0_DROOP_L [TBD] TP-P4 TPP004
- 63 [OUT] TPT NAND0_S5E1_ANIO_VREF [TBD] TP-P4 TPP006
- 63 [IN] TPT NAND0_S5E1_ANI1_VREF [TBD] TP-P4 TPP007
- 63 [OUT] TPT NAND0_S5E1_DROOP_L [TBD] TP-P4 TPP008




SYMC_MASTER=T668		SYNC_DATE=08/01/2019	
PAGE TITLE			
STORAGE: SSD Support			
	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	230 OF 801
		SHEET	65 OF 92

BOM_COST_GROUP=SSD

*** OK2INTEGRATE ***

CAMERA SECURE DISABLE




PAGE TITLE		
SECDIS: MIPI MUX		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1
	PAGE	231 OF 801
	SHEET	66 OF 92

BOM_COST_GROUP=SECURITY


LCD PANEL INTERFACE (eDP) + Camera (MIPI)

A MIPI Clock and Data


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11780201	4	RES,MP,1A MAX,0.0 OHM,54,0201,BLACK	LP680,LP681,LP684,LP685		




B ALS & Camera 5V Filter




C LCD Panel AUX Straps




D TCON HPD Voltage Divider




E Cowling Bosses



F Backlight Desense Capacitors



G eDP Display Connector




PAGE TITLE		eDP Display Connector	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		236 OF 801	
SHEET		67 OF 92	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***



CONSULT YOUR DISPLAY DRI FOR DETAILS
 GENERAL GUIDELINE IS
 3V3 FOR 2020 SYSTEMS
 3V8 FOR 2021 SYSTEMS




PAGE TITLE		
DISPLAY POWER SEQUENCER		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH evt-1 PAGE 237 OF 801 SHEET 68 OF 92

*** OK2INTEGRATE ***

BEN IC: DISPLAY/KBD BACKLIGHT BOOST CONVERTER

371S00077 (COMBO) FOOTPRINT IN LAYOUT



BEN IC VERSION TO MATCH VERSION OF JERRY IC IS ON THE PANEL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35384160	1	IC,LP8848B1-04,DC/DC,CONV,BOOST,0.9V-24	UP800		BLC_BEN_IC:V4
353S02256	1	IC,LP8848B1-07,DC/DC,BOOST,CONV,0.9V-24	UP800		BLC_BEN_IC:V7

BACKLIGHT SWITCH NODE DESENSE OPTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,COG,12PF,5%,100V,0201	CP876		BLC_SW_NODE_DESENSE

10K IF KEYBOARD PWM INPUT IS NOT PRESENT (J132, J213)
100K IF KEYBOARD PWM INPUT IS PRESENT (J152)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11780007	1	RES,MTL,FILM,1/20W,10K,08M,5,0201,SMD	RP847		BLC_KBD_BOOST_USED:NO
11880014	1	RES,MP,100KOHM,1,1/20W,0201	RP847		BLC_KBD_BOOST_USED:YES

BACKLIGHT BOOST VOLTAGE LEVEL BASED ON NUMBER OF LEDS PER STRING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480339	1	RES,MTL,FILM,1/16W,18.2K,1,0402,SMD,LF	RP831		BLC_LEDS_PER_STRING:16
11480359	1	RES,MTL,FILM,1/16W,28.7K,1,0402,SMD,LF	RP831		BLC_LEDS_PER_STRING:18

BOM OPTION FOR BLC 5V RC FILTER, BASED ON PER PROJECT 5V RIPPLE CHARACTERIZATION, AS COMPARED TO BLC TEAM'S 50 MV RIPPLE SPEC FOR VDD5 & VDDA, SEE <RDAR://50682542>

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	2	RES,MTL,FILM,0.08M,1A,MAX,0402,SMD	RP844,RP845		BLC_5V_SERIES:0_OHM
11480023	2	RES,MTL,FILM,1/16W,10.0K,1,0402,SMD,LF	RP844,RP845		BLC_5V_SERIES:10_OHM
138S0614	2	CAP,CER,XSR,10F,10V,10V,0402	CP840,CP841		BLC_5V_CAP:1_UF
138S00070	2	CAP,CER,XSR,4.7UF,20V,25V,0402	CP840,CP841		BLC_5V_CAP:4P7_UF


BOM_COST_GROUP=DISPLAY

SYNC_MASTER=ref_blc_ben		SYNC_DATE=11/20/2019	
PAGE TITLE			
BEN: CONTROLLER			
		DRAWING NUMBER	051-05392
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	238 OF 801
		SHEET	69 OF 92

*** OK2INTEGRATE ***

BEN IC: KEYBOARD LED DRIVER


THIS PAGE IS ONLY TO BE INCLUDED IF THE KEYBOARD BACKLIGHT IS CONTROLLED BY THE BEN ON PAGE 238



KEYBOARD BACKLIGHT
POWER & CONTROL
SIGNALS FROM
SYSTEM

KEYBOARD BACKLIGHT
CONNECTOR SIGNALS

KEYBOARD BKLT PWM LEVEL-SHIFTER



OFF=PAGE SIGNALS ON THIS VERTICAL LINE CONNECT TO BEN UP800
ON PAGE 238

KEYBOARD SWITCH NODE DESENSE OPTION


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
31S0014	1	CAP,C0G,12PF,5%,100V,0201	CP976		BLC_KBD_SW_NODE_DESENSE

PAGE TITLE		BEN: KEYBOARD	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
BRANCH		evt-1	
PAGE		239 OF 801	
SHEET		70 OF 92	

BOM_COST_GROUP=DISPLAY

*** OK2INTEGRATE ***

Lid Detect Sensors



PAGE TITLE		SECDIS: AMR	
Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	242 OF 801
		SHEET	71 OF 92

BOM_COST_GROUP=SYSTEM

*** OK2INTEGRATE ***


UNLESS 1V8 IS NOTED, SIGNALS ARE 1.2V

CURRENT PER RAIL

RAIL	TYPICAL	PEAK
1.2 S2	0.8MA	33MA
1.8 S2	0.8MA	14MA

SUPER IMPORTANT PACK OPTIONS:





NOTES ARE ON CSA 2 OF THE REFERENCE DESIGN
READ, LEARN, IMPLEMENT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
336S00038	1	IC,FPGA,MAX9281,2112 IUT,1.2V,ANM,MLC2049	UR300	SECDIS_PROTO
336S00039	1	IC,FPGA,MAX9281,2112 IUT,1.2V,APS,MLC2049	UR300	SECDIS_EVT
336S00041	1	IC,FPGA,MAX9281,2112 IUT,1.2V,XXX,MLC2049	UR300	SECDIS_EXT_CLK

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
117S0004	2	RES,NF,1/20W,10 OHM,5,0201,SMD	RR301,RR302	DMIC_CLK_100HM
117S0080	2	RES,NF,1/20W,33 OHM,5,0201,SMD	RR301,RR302	DMIC_CLK_330HM

JTAG FOR DEV & PROTO0 BOARDS ONLY




SYNC_MASTER=ref_secdis_sak SYNC_DATE=04/28/2020


PAGE TITLE: SECDIS: FPGA

	DRAWING NUMBER	051-05392	SIZE	D
	REVISION	4.0.0		
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>2 NOT TO REPRODUCE OR COPY IT</p> <p>3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART</p> <p>4 ALL RIGHTS RESERVED</p>	BRANCH	evt-1		
	PAGE	243 OF 801		
	SHEET	72 OF 92		


A) Left Speaker Amplifier TDM Level Translator




C) Right Speaker Amplifier TDM Level Translator



B) Left Speaker Amplifier TDM Output Level Translator




D) Right Speaker Amplifier TDM Output Level Translator




PAGE TITLE		051-05392		SIZE	
Apple Inc.		REVISION		D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		4.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		244 OF 801	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		73 OF 92	
I I NOT TO REPRODUCE OR COPY IT					
I I I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART					
I V ALL RIGHTS RESERVED					

BOM_COST_GROUP=AUDIO


*** OK2INTEGRATE ***






AMP A



AMP B



AMP C




- NOTES:
- CHECK THAT SPKRAMP_INT_L HAS IPU ON SOC SIDE.
 - VSENSE/P/N SIGNALS CONNECT TO OUTP/N SIGNALS AT THE SPEAKER CONNECTOR PINS.
 - THE FOLLOWING SIGNALS SHOULD HAVE A VERY LOW DCR PATH:
 - SPKRAMP_XX_OUTP/N
 - SPKRAMP_XX_OUTP/N
 - PVDD SUPPLY
 - FOR THERMALS PGND PINS MUST CONNECT TO GND LAYERS USING COPIOUS AMOUNT OF VIAS.


SYNC_MASTER=evt_sprkramp_1.as770 PAGE TITLE AUDIO AMPLIFIERS (1/2)		SYNC_DATE=04/20/2020 DRAWING NUMBER 051-05392		SIZE D	
		REVISION 4.0.0		BRANCH evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 246 OF 801		SHEET 74 OF 92	

BOM_COST_GROUP=AUDIO


A Left Speaker Amplifier Bulk Capacitors




B Left Speaker Connector




C Right Speaker ID



D Audio Jack CODEC Pull-Ups




E DMic Connector




DESIGN: T651/MLB		
LAST CHANGE: Fri Oct 11 18:06:02 2019		
PAGE TITLE		
Audio Connectors		
	DRAWING NUMBER	051-05392
	REVISION	4.0.0
<small>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>	BRANCH	evt-1
	PAGE	248 OF 801
	SHEET	75 OF 92


A Trackpad SPI Bus Level Shifter (+1.2V to +3.3V)




B Trackpad I2C Bus Level Shifter



C Trackpad Wake Level Shifter




D Trackpad SPI Enable Level Shifter




Trackpad Support		DRAWING NUMBER	051-05392	SIZE	D
Apple Inc.		REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1	PAGE	253 OF 801
		SHEET	76 OF 92		

A IPD B2B CONNECTOR


Bottom side contacts used
Pinout reversed from flex




B IPD Power Filters




C IPD Desense



D IPD Control



F IPD Connector Bosses




PAGE TITLE		IPD Combined Connector	
DRAWING NUMBER		051-05392	
REVISION		4.0.0	
BRANCH		evt-1	
PAGE		254 OF 801	
SHEET		77 OF 92	


BOM_COST_GROUP=TRACKPAD

POWER CONNECTIONS


SERA BUCK0 (ACTIVE)





SERA BUCK1 (SW CTRL)




SERA BUCK2 (SLEEP1)




SERA BUCK3 (SLEEP3)




SIMETRA BUCK4 (SLEEP3)




SIMETRA BUCK5 (SLEEP1)




SIMETRA BUCK6 (ACTIVE)




SERA BUCK7 (ACTIVE)




SERA BUCK8 (SW CTRL)




SERA BUCK9 (SLEEP1)



SIMETRA BUCK10 (SLEEP1)




SERA BUCK11 (ACTIVE)




SIMETRA BUCK12 (ACTIVE)




SIMETRA BUCK13 (ACTIVE)



SERA BUCK14 (ACTIVE)




SERA LDO1 (SLEEP2)




SERA LDO2 (SLEEP2)




SERA LDO3 (SLP_S2R)




SIMETRA LDO4 (SW CTRL)




SERA LDO7 (SW CTRL)



SIMETRA LDO8 (SLEEP2)




SERA LDO9 (ACTIVE)




SERA LDO10 (ACTIVE)



SIMETRA LDO11 (SLEEP2)



SIMETRA LDO12 (SLEEP2)



SERA LDO13 (SW CTRL)




SERA LDO16 (SW CTRL)




SERA LDO19 (SPARE)




SIMETRA LDO20 (SW CTRL)




SERA SW1 (ACTIVE)




SERA SW3 (ACTIVE)




SIMETRA SW4 (SLEEP2)



SIMETRA SW5 (SLEEP2)



SIMETRA SW6 (SLEEP2) PARALLEL SIMETRA SW7 (SLEEP2) PARALLEL



PAGE TITLE		Power Aliases - 1	
DRAWING NUMBER		051-05392	SIZE
REVISION		4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	260 OF 801
		SHEET	78 OF 92







PBUS Rails
U7000 - PBUS

3V3 Rails
UXXXX - 3V3_S2

CHARGER MAIN

Digital Ground

NEED TO CHECK THE SPLIT
TO DIFFERENT SWITCH OUTPUTS.



PAGE TITLE Power Aliases - 2		
	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH evt-1	
	PAGE 261 OF 801	
	SHEET 79 OF 92	

7	NC DFR 1V8_DISP_INT	==	MAKE_BASE=TRUE	NO_TEST=1	NC DFR 1V8_DISP_INT
7	NC DFR 1V8_DISP_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC DFR 1V8_DISP_RESET_L
7	NC DFR 1V8_TOUCH_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC DFR 1V8_TOUCH_RESET_L
8	NC DFR_DISP_TE	==	MAKE_BASE=TRUE	NO_TEST=1	NC DFR_DISP_TE
8	NC DFR_PWR_EN	==	MAKE_BASE=TRUE	NO_TEST=1	NC DFR_PWR_EN
10	NC HDMI_CEC_AOP_RX	==	MAKE_BASE=TRUE	NO_TEST=1	NC HDMI_CEC_AOP_RX
10	NC HDMI_CEC_AOP_TX	==	MAKE_BASE=TRUE	NO_TEST=1	NC HDMI_CEC_AOP_TX
10	NC HDMI_HPD_AOP	==	MAKE_BASE=TRUE	NO_TEST=1	NC HDMI_HPD_AOP
10	NC MIPI_DFR_CLKN	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI_DFR_CLKN
8	NC MIPI_DFR_CLKP	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI_DFR_CLKP
8	NC MIPI_DFR_DATAN	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI_DFR_DATAN
8	NC MIPI_DFR_DATAP	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI_DFR_DATAP
9	NC_PCIE_CLK100M_ENETN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETN
9	NC_PCIE_CLK100M_ENETP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_ENETP
9	NC_PCIE_CLK100M_USBHCHN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCHN
9	NC_PCIE_CLK100M_USBHCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_CLK100M_USBHCP
9	NC_PCIE_ENET_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RN
9	NC_PCIE_ENET_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_D2RP
9	NC_PCIE_ENET_R2DCN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCN
9	NC_PCIE_ENET_R2DCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_ENET_R2DCP
9	NC_PCIE_USBHC_D2RN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RN
9	NC_PCIE_USBHC_D2RP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_D2RP
9	NC_PCIE_USBHC_R2DCN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCN
9	NC_PCIE_USBHC_R2DCP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PCIE_USBHC_R2DCP
10	NC_SMC_FAN_PWM_SMC_SIL_LED_PWM	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_PWM_SMC_SIL_LED_PWM
10	NC_SMC_FAN_TACH	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_FAN_TACH

8	NC_SPI_DISP_BKLT_MOSTI	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MOSTI
8	NC_SPI_DISP_BKLT_MISO	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DISP_BKLT_MISO
10	NC_SPI_DP2HDMI_HOLD_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DP2HDMI_HOLD_L
10	NC_NUB_SWD_TMS1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_NUB_SWD_TMS1
21	NC_I2C_SE_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SCL
21	NC_I2C_SE_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_I2C_SE_SDA

7	NC_DFR_TOUCH_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_INT_L
---	--------------------	----	----------------	-----------	--------------------

7	NC_UART_TCON_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC_UART_TCON_R2D
10	NC_ACDC_BURST_EN_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ACDC_BURST_EN_L
10	NC_ACDC_ID	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ACDC_ID
10	NC_CCG_SMC_I2C_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CCG_SMC_I2C_INT_L
8	NC_BKLT_FAULT_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BKLT_FAULT_INT_L
8	NC_DISP_BKLT_LSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DISP_BKLT_LSYNC
8	NC_ENET_CLKREQ_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_CLKREQ_L
9	NC_ENET_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_RESET_L
9	NC_USBHC_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USBHC_RESET_L
10	NC_DFR_TOUCH_CLK32K_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DFR_TOUCH_CLK32K_RESET_L
10	NC_AOP_FUNC0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC0
10	NC_AOP_FUNC3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC3
10	NC_AOP_FUNC2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_AOP_FUNC2
10	NC_SPI_R1_CS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_R1_CS_L
10	NC_BKLT_PWR_ON	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BKLT_PWR_ON
60	NC_RF_BT_DED	==	MAKE_BASE=TRUE	NO_TEST=1	NC_RF_BT_DED
8	NC_MIPI_FTCAM_DATA1P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1P
8	NC_MIPI_FTCAM_DATA1N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_MIPI_FTCAM_DATA1N

72	NC_DMIC_CLK2_1V8_OUT_R_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_1V8_OUT_R_IC
72	NC_DMIC_CLK2_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_CLK2_IN_IC
72	NC_DMIC_DATA2_1V8_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_1V8_IN_IC
72	NC_DMIC_DATA2_SEC_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_DMIC_DATA2_SEC_OUT_IC
72	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_SEC_1V8_OUT_IC
72	NC_IRCAM_ENABLE_IN_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_IN_IC
72	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC	==	MAKE_BASE=TRUE	NO_TEST=1	NC_IRCAM_ENABLE_SEC_1V8_OUT_IC
72	FTCAM_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	FTCAM_RESET_L
72	NC_SEP_IRCAM_DISABLE_IC_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SEP_IRCAM_DISABLE_IC_L
72	NC_FTCAM_ENABLE_IN	==	MAKE_BASE=TRUE	NO_TEST=1	NC_FTCAM_ENABLE_IN

7	NC_ENET_SYNC_1588	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ENET_SYNC_1588
7	NC_SPI_DFR_CS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPI_DFR_CS_L
7	NC_SWD_UPC_SWDIO1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SWD_UPC_SWDIO1
10	NC_ALS_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_ALS_INT_L
10	NC_SOC_TRIGGER2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SOC_TRIGGER2

60	NC_BT_GPIO_4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_BT_GPIO_4
60	NC_SPMI_WLBT_CLK_1V8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_CLK_1V8
60	NC_SPMI_WLBT_DAT_1V8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SPMI_WLBT_DAT_1V8

7	TOUCHID_PWR_EN	==	MAKE_BASE=TRUE	NO_TEST=1	TOUCHID_PWR_EN
---	----------------	----	----------------	-----------	----------------

58	USB2_ATC0_LS_P	==	MAKE_BASE=TRUE	NO_TEST=1	USB2_ATC0_LS_P
58	USB2_ATC0_LS_N	==	MAKE_BASE=TRUE	NO_TEST=1	USB2_ATC0_LS_N
58	USB2_ATC1_LS_P	==	MAKE_BASE=TRUE	NO_TEST=1	USB2_ATC1_LS_P
58	USB2_ATC1_LS_N	==	MAKE_BASE=TRUE	NO_TEST=1	USB2_ATC1_LS_N
58	USB_DBG_LS_P	==	MAKE_BASE=TRUE	NO_TEST=1	USB_DBG_LS_P
58	USB_DBG_LS_N	==	MAKE_BASE=TRUE	NO_TEST=1	USB_DBG_LS_N

10	CHGR_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	CHGR_INT_L
----	------------	----	----------------	-----------	------------

51	USBC_ATC0_R2D_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_R2D_P<1>
51	USBC_ATC0_R2D_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_R2D_N<1>
51	USBC0_D2R_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_D2R_P<1>
51	USBC0_D2R_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_D2R_N<1>
51	USBC_ATC0_R2D_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_R2D_P<2>
51	USBC_ATC0_R2D_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_R2D_N<2>
51	USBC0_D2R_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_D2R_P<2>
51	USBC0_D2R_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_D2R_N<2>
51	USBC_ATC0_D2R_C_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_D2R_C_P<1>
51	USBC_ATC0_D2R_C_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_D2R_C_N<1>
51	USBC0_R2D_CR_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_R2D_CR_P<1>
51	USBC0_R2D_CR_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_R2D_CR_N<1>
51	USBC_ATC0_D2R_C_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_D2R_C_P<2>
51	USBC_ATC0_D2R_C_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC0_D2R_C_N<2>
51	USBC0_R2D_CR_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_R2D_CR_P<2>
51	USBC0_R2D_CR_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC0_R2D_CR_N<2>

52	USBC_ATC1_R2D_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_R2D_P<1>
52	USBC_ATC1_R2D_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_R2D_N<1>
52	USBC1_D2R_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_D2R_P<1>
52	USBC1_D2R_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_D2R_N<1>
52	USBC_ATC1_R2D_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_R2D_P<2>
52	USBC_ATC1_R2D_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_R2D_N<2>
52	USBC1_D2R_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_D2R_P<2>
52	USBC1_D2R_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_D2R_N<2>
52	USBC_ATC1_D2R_C_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_D2R_C_P<1>
52	USBC_ATC1_D2R_C_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_D2R_C_N<1>
52	USBC1_R2D_CR_P<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_R2D_CR_P<1>
52	USBC1_R2D_CR_N<1>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_R2D_CR_N<1>
52	USBC_ATC1_D2R_C_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_D2R_C_P<2>
52	USBC_ATC1_D2R_C_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC_ATC1_D2R_C_N<2>
52	USBC1_R2D_CR_P<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_R2D_CR_P<2>
52	USBC1_R2D_CR_N<2>	==	MAKE_BASE=TRUE	NO_TEST=1	USBC1_R2D_CR_N<2>


7	UART_TCON_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	UART_TCON_D2R
10	IPD_SPI_INT_L	==	MAKE_BASE=TRUE	NO_TEST=1	IPD_SPI_INT_L

54	SOC DOCK CONNECT	==	MAKE_BASE=TRUE	NO_TEST=1	SOC DOCK CONNECT
----	------------------	----	----------------	-----------	------------------

73	SPKRAMP_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	SPKRAMP_RESET_L
73	TDM_SPKRAMP_L_BCLK	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_L_BCLK
73	TDM_SPKRAMP_L_FSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_L_FSYNC
73	TDM_SPKRAMP_L_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_L_R2D
73	TDM_SPKRAMP_L_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_L_D2R
73	TDM_1V8_SPKRAMP_L_BCLK	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_L_BCLK
73	TDM_1V8_SPKRAMP_L_FSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_L_FSYNC
73	TDM_1V8_SPKRAMP_L_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_L_R2D
73	TDM_1V8_SPKRAMP_L_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_L_D2R
73	TDM_SPKRAMP_R_BCLK	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_R_BCLK
73	TDM_SPKRAMP_R_FSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_R_FSYNC
73	TDM_SPKRAMP_R_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_R_R2D
73	TDM_SPKRAMP_R_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_SPKRAMP_R_D2R
73	TDM_1V8_SPKRAMP_R_BCLK	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_R_BCLK
73	TDM_1V8_SPKRAMP_R_FSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_R_FSYNC
73	TDM_1V8_SPKRAMP_R_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_R_R2D
73	TDM_1V8_SPKRAMP_R_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	TDM_1V8_SPKRAMP_R_D2R

60	TPT_WLAN_JTAG_TCK	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_WLAN_JTAG_TCK
60	TPT_WLAN_JTAG_TMS	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_WLAN_JTAG_TMS
60	TPT_WLAN_JTAG_TRSTN	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_WLAN_JTAG_TRSTN
60	TPT_WLAN_JTAG_TDI	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_WLAN_JTAG_TDI
60	TPT_WLAN_JTAG_TDO	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_WLAN_JTAG_TDO

60	TPT_P3V8A0N_PU_RAIL	==	MAKE_BASE=TRUE	NO_TEST=1	TPT_P3V8A0N_PU_RAIL
----	---------------------	----	----------------	-----------	---------------------

PAGE TITLE		Signal Aliases 1	
 Apple Inc.		DRAWING NUMBER	051-05392
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	263 OF 801
		SHEET	80 OF 92

D

D

C

C

B

B

A

A


NC FPWM2	==	MAKE_BASE=TRUE	NO_TEST=1	NC FPWM2
NC SWD_TMS3	==	MAKE_BASE=TRUE	NO_TEST=1	NC SWD_TMS3
NC SWD_TMS4	==	MAKE_BASE=TRUE	NO_TEST=1	NC SWD_TMS4
NC I2S3_BCLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC I2S3_BCLK
NC I2S3_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	NC I2S3_D2R
NC I2S3_LRCLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC I2S3_LRCLK
NC I2S3_MCLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC I2S3_MCLK
NC I2S3_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC I2S3_R2D
NC SOC_GPIO01	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_GPIO01
IPD_SPI_EN	==	MAKE_BASE=TRUE	NO_TEST=1	IPD_SPI_EN
NC SOC_GPIO09	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_GPIO09
NC SOC_GPIO10	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_GPIO10
NC SOC_GPIO15	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_GPIO15
NC SOC_GPIO16	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_GPIO16
NC SOC_I2S0_MCK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_I2S0_MCK
NC SOC_I2S1_MCK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_I2S1_MCK
NC SOC_I2S2_MCK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_I2S2_MCK
NC SOC_SPI2_SSIN	==	MAKE_BASE=TRUE	NO_TEST=1	NC SOC_SPI2_SSIN
NC SPMI2_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SPMI2_CLK
NC SPMI2_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC SPMI2_DATA
NC SSPI0_MOSI	==	MAKE_BASE=TRUE	NO_TEST=1	NC SSPI0_MOSI
NC UART3_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART3_D2R
NC UART3_D2R_CTS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART3_D2R_CTS_L
NC UART3_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART3_R2D
NC UART3_R2D_RTS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART3_R2D_RTS_L
NC UART4_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART4_D2R
NC UART4_D2R_CTS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART4_D2R_CTS_L
NC UART4_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART4_R2D
NC UART4_R2D_RTS_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART4_R2D_RTS_L
NC UART7_RXD	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART7_RXD
NC UART7_TXD	==	MAKE_BASE=TRUE	NO_TEST=1	NC UART7_TXD
NC DISP_FSYNC	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_FSYNC
NC DISP_SPMI_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_SPMI_CLK
NC DISP_SPMI_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_SPMI_DATA
NC DISP_TOUCH_BSYNCO	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_TOUCH_BSYNCO
NC DISP_TOUCH_BSYNCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_TOUCH_BSYNCL
NC DISP_TOUCH_EB	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISP_TOUCH_EB
NC DISPLAY_POL	==	MAKE_BASE=TRUE	NO_TEST=1	NC DISPLAY_POL
NC ISP_GPIO1	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_GPIO1
NC ISP_GPIO2	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_GPIO2
NC ISP_GPIO3	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_GPIO3
NC ISP_I2C0_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C0_SCL
NC ISP_I2C0_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C0_SDA
NC ISP_I2C1_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C1_SCL
NC ISP_I2C1_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C1_SDA
NC ISP_I2C3_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C3_SCL
NC ISP_I2C3_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_I2C3_SDA
NC ISP_SPMI0_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_SPMI0_CLK
NC ISP_SPMI0_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_SPMI0_DATA
NC ISP_SPMI1_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_SPMI1_CLK
NC ISP_SPMI1_DATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC ISP_SPMI1_DATA
NC LPDP_TX4N	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDP_TX4N
NC LPDP_TX4P	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDP_TX4P
NC LPDP_TX5N	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDP_TX5N
NC LPDP_TX5P	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDP_TX5P
NC LPDPRX_AUX0	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX0
NC LPDPRX_AUX1	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX1
NC LPDPRX_AUX2	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX2
NC LPDPRX_AUX3	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX3
NC LPDPRX_AUX4	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX4
NC LPDPRX_AUX5	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX5
NC LPDPRX_AUX6	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX6
NC LPDPRX_AUX7	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX7
NC LPDPRX_AUX8	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX8
NC LPDPRX_AUX9	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX9
NC LPDPRX_AUX10	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX10
NC LPDPRX_AUX11	==	MAKE_BASE=TRUE	NO_TEST=1	NC LPDPRX_AUX11
NC MIPI0C_CLKN	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_CLKN
NC MIPI0C_CLKP	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_CLKP
NC MIPI0C_DATAN0	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_DATAN0
NC MIPI0C_DATAN1	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_DATAN1
NC MIPI0C_DATAP0	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_DATAP0
NC MIPI0C_DATAP1	==	MAKE_BASE=TRUE	NO_TEST=1	NC MIPI0C_DATAP1
NC SENSOR0_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SENSOR0_CLK
NC SENSOR1_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SENSOR1_CLK
NC SENSOR2_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SENSOR2_CLK
NC SENSOR3_CLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC SENSOR3_CLK
NC NAND0_PCIE_RESET1_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC NAND0_PCIE_RESET1_L
NC PAD_MTR_ANALOG_TEST_NEG	==	MAKE_BASE=TRUE	NO_TEST=1	NC PAD_MTR_ANALOG_TEST_NEG
NC PAD_MTR_ANALOG_TEST_POS	==	MAKE_BASE=TRUE	NO_TEST=1	NC PAD_MTR_ANALOG_TEST_POS
NC PAD_MTR_VREF_NEG	==	MAKE_BASE=TRUE	NO_TEST=1	NC PAD_MTR_VREF_NEG
NC PAD_MTR_VREF_POS	==	MAKE_BASE=TRUE	NO_TEST=1	NC PAD_MTR_VREF_POS
NC AON_SLEEP1_RESET_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC AON_SLEEP1_RESET_L
NC AOP_FUNC1	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_FUNC1
NC AOP_FUNC5	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_FUNC5
NC AOP_FUNC10	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_FUNC10
NC AOP_FUNC14	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_FUNC14
NC AOP_SPMI0_SCLK	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_SPMI0_SCLK
NC AOP_SPMI0_SDATA	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_SPMI0_SDATA
NC AOP_UART2_D2R	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_UART2_D2R
NC AOP_UART2_R2D	==	MAKE_BASE=TRUE	NO_TEST=1	NC AOP_UART2_R2D

NC_PDM_CLK1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_CLK1
NC_PDM_CLK2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_CLK2
NC_PDM_CLK5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_CLK5
NC_PDM_CLK6	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_CLK6
NC_PDM_DATA1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_DATA1
NC_PDM_DATA2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_PDM_DATA2
NC_SMC_GPIO1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMC_GPIO1


NC_CHGR_CBC_ON	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CHGR_CBC_ON
NC_CHGR_EN_VR1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CHGR_EN_VR1
NC_CHGR_SMC_RST_L	==	MAKE_BASE=TRUE	NO_TEST=1	NC_CHGR_SMC_RST_L
NC_EUSB_LS1N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_EUSB_LS1N
NC_EUSB_LS1P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_EUSB_LS1P
NC_SE_GPIO0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SE_GPIO0
NC_SMBUS_ATCRTMR0_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRTMR0_SCL
NC_SMBUS_ATCRTMR0_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRTMR0_SDA
NC_SMBUS_ATCRTMR1_SCL	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRTMR1_SCL
NC_SMBUS_ATCRTMR1_SDA	==	MAKE_BASE=TRUE	NO_TEST=1	NC_SMBUS_ATCRTMR1_SDA
NC_USB_LS1N	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB_LS1N
NC_USB_LS1P	==	MAKE_BASE=TRUE	NO_TEST=1	NC_USB_LS1P
NC_LPDP_RXN0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN0
NC_LPDP_RXN1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN1
NC_LPDP_RXN2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN2
NC_LPDP_RXN3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN3
NC_LPDP_RXN4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN4
NC_LPDP_RXN5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN5
NC_LPDP_RXN6	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN6
NC_LPDP_RXN7	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN7
NC_LPDP_RXN8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN8
NC_LPDP_RXN9	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN9
NC_LPDP_RXN10	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN10
NC_LPDP_RXN11	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXN11
NC_LPDP_RXP0	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP0
NC_LPDP_RXP1	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP1
NC_LPDP_RXP2	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP2
NC_LPDP_RXP3	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP3
NC_LPDP_RXP4	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP4
NC_LPDP_RXP5	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP5
NC_LPDP_RXP6	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP6
NC_LPDP_RXP7	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP7
NC_LPDP_RXP8	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP8
NC_LPDP_RXP9	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP9
NC_LPDP_RXP10	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP10
NC_LPDP_RXP11	==	MAKE_BASE=TRUE	NO_TEST=1	NC_LPDP_RXP11
NC_NAND0_S5E0_VPP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E0_VPP
NC_NAND0_S5E1_VPP	==	MAKE_BASE=TRUE	NO_TEST=1	NC_NAND0_S5E1_VPP

Signal Aliases 2	
	DRAWING NUMBER 051-05392
	SIZE D
	REVISION 4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH evt-1
	PAGE 264 OF 801
	SHEET 81 OF 92


A Debug Push-Buttons



B Debug LED Control




C Battery Sub-System Debug Connector



D Thermal Diode Test Points


51	IN	ATCRTRM0_THERM_DP	==	ATCRTRM0_THERM_DP	1	SM	P4MM_PPV000
				MAKE_BASE=TRUE			
				NO_TEST=1			
51	IN	ATCRTRM0_THERM_DN	==	ATCRTRM0_THERM_DN	1	SM	P4MM_PPV001
				MAKE_BASE=TRUE			
				NO_TEST=1			
50	IN	ATCRTRM1_THERM_DP	==	ATCRTRM1_THERM_DP	1	SM	P4MM_PPV002
				MAKE_BASE=TRUE			
				NO_TEST=1			
50	IN	ATCRTRM1_THERM_DN	==	ATCRTRM1_THERM_DN	1	SM	P4MM_PPV003
				MAKE_BASE=TRUE			
				NO_TEST=1			

E Debug LEDs



SYMC_MASTER=sga_140		SYMC_DATE=05/31/2019	
PAGE TITLE			
DEBUG			
		DRAWING NUMBER	051-05392
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART BY ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	270 OF 801
		SHEET	82 OF 92

BOM_COST_GROUP=DEBUG



PAGE TITLE		Desense	
		DRAWING NUMBER	051-05392
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	281 OF 801
		SHEET	83 OF 92

BOM_COST_GROUP=DESENSE

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

SCSET RULES

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIIELECTRIC_1818X <small>Dielectric Based Spacing Rule 1818X Minimum Spacing is 18 mils (457 microns)</small>	2-10
A_DIIELECTRIC_1818X_HYBRID <small>Dielectric Based Spacing Rule 1818X Hybrid Minimum Spacing is 18 mils (457 microns)</small>	PLEASE USE HYBRID TABLE
A_DIIELECTRIC_1818X_HYBRID_1818X <small>Dielectric Based Spacing Rule 1818X Hybrid Minimum Spacing is 18 mils (457 microns)</small>	

PAGE TITLE		17.2 RULES	
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	evt-1
		PAGE	500 OF 801
		SHEET	84 OF 92

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2


1

PHYSICAL CONSTRAINT SET, CLASS ASSIGNMENT

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		Y/N
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
I2C	P	A_45_OHM_SE	*SMB*SCL*,*SMB*SDA*,*I2C*SCL*,*I2C*SDA*,*I2C*INT*	Y
SPI	P	A_45_OHM_SE	*SPI*MISO*,*SPI*MOSI*,*SPI*CLK*,*SPI*CS*	Y
SPMI	P	A_45_OHM_SE	*SPMI*	Y
SWD	P	A_45_OHM_SE	SWD_NAND*,SWD_NUB*	Y
JTAG	P	A_45_OHM_SE	*JTAG*SEL*,*JTAG*TCK*,*JTAG*TDI*,*JTAG*TDO*,*JTAG*TMS	Y
CLOCK_24M	P	A_45_OHM_SE	SOC_XTAL24M*,SOC_24M_O_R_NAND0_CLK24M*	Y
CLOCK_32K	P	A_45_OHM_SE	PMU_CLK32K*	Y
TDM_LEFT	P	A_45_OHM_SE	TDM_SPKRAMP_L*	Y
TDM_RIGHT	P	A_45_OHM_SE	TDM_SPKRAMP_R*	Y
TDM_CODEC	P	A_45_OHM_SE	TDM_CODEC*	Y
SPKR_ICC	P	A_45_OHM_SE	SPKRAMP_ICC,SPKRAMP*_ICC_R	Y
UART	P	A_45_OHM_SE	UART_*	Y
RESETS	P	A_45_OHM_SE	*RST*,*RESET*,*PERST*	Y
WDOG	P	A_45_OHM_SE	SOC_WDOG	Y
SOCHOT	P	A_45_OHM_SE	SOC_SOCHOT_L	Y
POWER_BUTTON	P	A_45_OHM_SE	*PMU_ONOFF*	Y
FAULT	P	A_45_OHM_SE	*FAULT*	Y
DMIC_PDM	P	A_45_OHM_SE	PDM_DMIC_DATA*,DMIC_DATA*,PDM_DMIC_CLK*,DMIC_CLK*	Y
CIO_D2R	P	A_85_OHM_DIFF	DP:DP_USBC*_D2R*	Y
CIO_R2D	P	A_85_OHM_DIFF	DP:DP_USBC*_R2D*	Y
PCIE_NAND_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_D2R*	Y
PCIE_NAND_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_NAND*_R2D*	Y
PCIE_WLBT_D2R	P	A_85_OHM_DIFF	DP:DP_PCIE_WLBT*_R2D*	Y
PCIE_WLBT_R2D	P	A_85_OHM_DIFF	DP:DP_PCIE_WLBT*_D2R*	Y
LPDP	P	A_85_OHM_DIFF	DP:DP_LPDP_INT_DATA*	Y
PCIE_CLK	P	A_85_OHM_DIFF	DP:DP_PCIE_CLK100M*	Y
PCIE_CLKREQ	P	A_45_OHM_SE	*CLKREQ*	Y
MIPI_CLK	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_CLK*,DP_MIPI_CLOCK*	Y
MIPI_DATA	P	A_85_OHM_DIFF	DP:DP_MIPI_FTCAM_DATA*,DP_MIPI_DATA*	Y
EUSB	P	A_85_OHM_DIFF	DP:DP_EUSB*	Y
GROUND	P	DEFAULT	GND	Y
POWER	P	POWER	PP*	Y

PHYSICAL CONSTRAINT SET, NET ASSIGNMENT

NET RULE ASSIGNMENT	
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)

PAGE TITLE		17.2 PHYSICAL CSETS	
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	501 OF 801	
	SHEET	85 OF 92	

8

7

6

5

4

3

2

1

SPACING CONSTRAINT SET, CLASS ASSIGNMENT

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		Y/N
CLASS NAME		CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	
CLOCK_24M	S	A_DIELECTRIC_3X	=	Y
CLOCK_32K	S	A_DIELECTRIC_3X	=	Y
CIO_D2R	S	A_DIELECTRIC_9X	=	Y
CIO_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_D2R	S	A_DIELECTRIC_9X	=	Y
PCIE_NAND_R2D	S	A_DIELECTRIC_9X	=	Y
PCIE_WLBT_D2R	S	A_DIELECTRIC_7X	=	Y
PCIE_WLBT_R2D	S	A_DIELECTRIC_7X	=	Y
PCIE_CLK	S	A_DIELECTRIC_6X	=	Y
LPDP	S	A_DIELECTRIC_6X	=	Y
MIPI_CLK	S	A_DIELECTRIC_5X	=	Y
MIPI_DATA	S	A_DIELECTRIC_5X	=	Y
EUSB	S	A_DIELECTRIC_5X	=	Y
GROUND	S	DEFAULT	=	Y
POWER	S	DEFAULT	=	Y
RF	S	RF	RF_ANT*	Y

D

D

C


C

B

B


A

A

PAGE TITLE		17.2 SPACING CSETS, ISO	
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	502 OF 801	
	SHEET	86 OF 92	

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
CIO_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
CIO_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
LPDP	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_CLK	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_D2R	GROUND	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_R2D	GROUND	DEFAULT_WITH_4X_TO_SHAPE
MIPI_DATA	GROUND	DEFAULT_WITH_4X_TO_SHAPE
MIPI_CLK	GROUND	DEFAULT_WITH_4X_TO_SHAPE
CIO_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
CIO_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
LPDP	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_CLK	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_NAND_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_D2R	POWER	DEFAULT_WITH_4X_TO_SHAPE
PCIE_WLBT_R2D	POWER	DEFAULT_WITH_4X_TO_SHAPE
MIPI_DATA	POWER	DEFAULT_WITH_4X_TO_SHAPE
MIPI_CLK	POWER	DEFAULT_WITH_4X_TO_SHAPE
CIO_D2R	CIO_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
CIO_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
CIO_D2R	MIPI_CLK	A_DIELECTRIC_4X
CIO_D2R	MIPI_DATA	A_DIELECTRIC_4X
CIO_D2R	CIO_R2D	A_DIELECTRIC_7X
PCIE_NAND_D2R	PCIE_NAND_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_WLBT_D2R	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_NAND_D2R	MIPI_CLK	A_DIELECTRIC_4X
PCIE_NAND_D2R	PCIE_NAND_R2D	A_DIELECTRIC_7X
PCIE_WLBT_D2R	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_DATA	A_DIELECTRIC_4X
PCIE_WLBT_D2R	MIPI_CLK	A_DIELECTRIC_4X
MIPI_DATA	MIPI_CLK	A_DIELECTRIC_2X
CIO_R2D	CIO_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
CIO_R2D	PCIE_CLK	A_DIELECTRIC_4X
CIO_R2D	LPDP	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_NAND_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_WLBT_R2D	A_DIELECTRIC_4X
PCIE_NAND_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_NAND_R2D	LPDP	A_DIELECTRIC_4X
PCIE_WLBT_R2D	PCIE_CLK	A_DIELECTRIC_4X
PCIE_WLBT_R2D	LPDP	A_DIELECTRIC_4X
PCIE_CLK	PCIE_CLK	A_DIELECTRIC_4X
PCIE_CLK	LPDP	A_DIELECTRIC_4X
LPDP	LPDP	A_DIELECTRIC_3X

PAGE TITLE		DRAWING NUMBER		SIZE
17.2 SPACING CSETS, CLASS-CLASS		051-05392		D
 Apple Inc.		REVISION	4.0.0	
		BRANCH	evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	503 OF 801	
		SHEET	87 OF 92	

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
939-08813	1	PCBA, KANBA, X1711	U0600	CRITICAL	CPU: INTERPOSER
A1 BEST					
998-21412	1	SOC, TGA A1+80, 1Y, 8C, DEV, CX, H, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_HYNIX_8GB_BEST
998-21413	998-21412	CPFI: SOC_A1_HYNIX_8GB_BEST ALL SCK			
998-21414	1	SOC, TGA A1+80, 1Y, 8C, DEV, CX, M, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_MICRON_8GB_BEST
998-21415	998-21414	CPFI: SOC_A1_MICRON_8GB_BEST ALL SCK			
998-21416	1	SOC, TGA A1+160, 1Y, 8C, DEV, CX, H, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_HYNIX_16GB_BEST
998-21417	998-21416	CPFI: SOC_A1_HYNIX_16GB_BEST ALL SCK			
998-21418	1	SOC, TGA A1+160, 1X, 8C, DEV, CX, M, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_MICRON_16GB_BEST
998-21420	998-21418	CPFI: SOC_A1_MICRON_16GB_BEST ALL SCK			
A1 GOOD					
998-21421	1	SOC, TGA A1+80, 1Y, 7C, DEV, CX, H, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_HYNIX_8GB_GOOD
998-21422	998-21421	CPFI: SOC_A1_HYNIX_8GB_GOOD ALL SCK			
998-21412	998-21421	CPFI: SOC_A1_HYNIX_8GB_GOOD ALL ACK			
998-21413	998-21421	CPFI: SOC_A1_HYNIX_8GB_GOOD ALL SCK			
998-21423	1	SOC, TGA A1+80, 1Y, 7C, DEV, CX, M, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_MICRON_8GB_GOOD
998-21424	998-21423	CPFI: SOC_A1_MICRON_8GB_GOOD ALL SCK			
998-21414	998-21423	CPFI: SOC_A1_MICRON_8GB_GOOD ALL ACK			
998-21415	998-21423	CPFI: SOC_A1_MICRON_8GB_GOOD ALL SCK			
998-21426	1	SOC, TGA A1+160, 1Y, 7C, DEV, CX, H, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_HYNIX_16GB_GOOD
998-21427	998-21426	CPFI: SOC_A1_HYNIX_16GB_GOOD ALL SCK			
998-21416	998-21426	CPFI: SOC_A1_HYNIX_16GB_GOOD ALL ACK			
998-21417	998-21426	CPFI: SOC_A1_HYNIX_16GB_GOOD ALL SCK			
998-21428	1	SOC, TGA A1+160, 1X, 7C, DEV, CX, M, ATK, MC2502	U0600	CRITICAL	CPU: SOC_A1_MICRON_16GB_GOOD
998-21429	998-21428	CPFI: SOC_A1_MICRON_16GB_GOOD ALL SCK			
998-21418	998-21428	CPFI: SOC_A1_MICRON_16GB_GOOD ALL ACK			
998-21420	998-21428	CPFI: SOC_A1_MICRON_16GB_GOOD ALL SCK			
B0 BEST					
998-22388	1	SOC, TGA B0+80, 1Y, 8C, LP, DEV, CX, H, A, M2502	U0600	CRITICAL	CPU: SOC_HYNIX_8GB_BEST
998-22387	998-22388	CPFI: SOC_HYNIX_8GB_BEST ALL SCK			
998-22386	1	SOC, TGA B0+80, 1Y, 8C, LP, DEV, CX, M, A, M2502	U0600	CRITICAL	CPU: SOC_MICRON_8GB_BEST
998-22385	998-22386	CPFI: SOC_MICRON_8GB_BEST ALL SCK			
998-22392	1	SOC, TGA B0+160, 1Y, 8C, LP, DEV, CX, H, A, M2502	U0600	CRITICAL	CPU: SOC_HYNIX_16GB_BEST
998-22391	998-22392	CPFI: SOC_HYNIX_16GB_BEST ALL SCK			
998-22390	1	SOC, TGA B0+160, 1X, 8C, LP, DEV, CX, M, A, M2502	U0600	CRITICAL	CPU: SOC_MICRON_16GB_BEST
998-22389	998-22390	CPFI: SOC_MICRON_16GB_BEST ALL SCK			
B0 GOOD					
998-22404	1	SOC, TGA B0+80, 1Y, 7C, LP, DEV, CX, H, A, M2502	U0600	CRITICAL	CPU: SOC_HYNIX_8GB_GOOD
998-22403	998-22404	CPFI: SOC_HYNIX_8GB_GOOD ALL SCK			
998-22388	998-22404	CPFI: SOC_HYNIX_8GB_GOOD ALL ACK			
998-22387	998-22404	CPFI: SOC_HYNIX_8GB_GOOD ALL SCK			
998-22402	1	SOC, TGA B0+80, 1Y, 7C, LP, DEV, CX, M, A, M2502	U0600	CRITICAL	CPU: SOC_MICRON_8GB_GOOD
998-22401	998-22402	CPFI: SOC_MICRON_8GB_GOOD ALL SCK			
998-22386	998-22402	CPFI: SOC_MICRON_8GB_GOOD ALL ACK			
998-22385	998-22402	CPFI: SOC_MICRON_8GB_GOOD ALL SCK			
998-22409	1	SOC, TGA B0+160, 1Y, 7C, LP, DEV, CX, H, A, M2502	U0600	CRITICAL	CPU: SOC_HYNIX_16GB_GOOD
998-22408	998-22409	CPFI: SOC_HYNIX_16GB_GOOD ALL SCK			
998-22392	998-22409	CPFI: SOC_HYNIX_16GB_GOOD ALL ACK			
998-22391	998-22409	CPFI: SOC_HYNIX_16GB_GOOD ALL SCK			
998-22407	1	SOC, TGA B0+160, 1X, 7C, LP, DEV, CX, M, A, M2502	U0600	CRITICAL	CPU: SOC_MICRON_16GB_GOOD
998-22406	998-22407	CPFI: SOC_MICRON_16GB_GOOD ALL SCK			
998-22390	998-22407	CPFI: SOC_MICRON_16GB_GOOD ALL ACK			
998-22389	998-22407	CPFI: SOC_MICRON_16GB_GOOD ALL SCK			

NAND Landing 0

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC, NAND, S5E MCP ROUTING STUDY, LGA110	UN000	CRITICAL	NAND_L0: S5E_STUDY
335S00462	1	NAND, 3DV4, 128GBT, XXX, S5E, 256G, T, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_128G_TO
335S00470	1	NAND, 3DV4, 128GBT, XXX, S5E, 256G, SD, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_128G_SD
335S00437	1	NAND, 3DV5, 128GB, S5E, 512G, H, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_256G_HY
335S00489	1	NAND, 3DV4, 160GBT, XXX, S5E, 256G, SD, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_256G_SD
335S00480	1	NAND, 3DV4, 160GBT, XXX, S5E, 256G, K, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_256G_TO
335S00482	1	NAND, 3DV5, 320GB, S5E, 512G, H, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_512G_HY
335S00481	1	NAND, 3DV4, 288GBT, XXX, S5E, 256G, K, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_512G_TO
335S00474	1	NAND, 3DV4, 512GBT, XXX, S5E, 256G, SD, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_1P0T_SD
335S00466	1	NAND, 3DV4, 512GBT, XXX, S5E, 256G, T, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_1P0T_TO
335S00468	1	NAND, 3DV4, 1TBT, XXX, S5E, 512G, T, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_2P0T_TO
335S00458	1	NAND, 3DV5, 1024GBT, S5E, 512G, H, SLGA110	UN000	CRITICAL	NAND_L0: ITLC_2P0T_HY
939-08815	1	PCBA, BANDIPUR, X1711	UN000	CRITICAL	NAND_L0: INTERPOSER

NAND Landing 1


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-18368	1	IC, NAND, S5E MCP ROUTING STUDY, LGA110	UN100	CRITICAL	NAND_L1: S5E_STUDY
335S00437	1	NAND, 3DV5, 128GB, S5E, 512G, H, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_256G_HY
335S00470	1	NAND, 3DV4, 128GBT, XXX, S5E, 256G, SD, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_256G_TO
335S00462	1	NAND, 3DV4, 128GBT, XXX, S5E, 256G, T, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_256G_TO
335S00438	1	NAND, 3DV5, 256GB, S5E, 512G, H, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_512G_HY
335S00464	1	NAND, 3DV4, 256GBT, XXX, S5E, 256G, T, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_512G_TO
335S00474	1	NAND, 3DV4, 512GBT, XXX, S5E, 256G, SD, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_1P0T_SD
335S00466	1	NAND, 3DV4, 512GBT, XXX, S5E, 256G, T, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_1P0T_TO
335S00468	1	NAND, 3DV4, 1TBT, XXX, S5E, 512G, T, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_2P0T_TO
335S00458	1	NAND, 3DV5, 1024GBT, S5E, 512G, H, SLGA110	UN100	CRITICAL	NAND_L1: ITLC_2P0T_HY
939-08815	1	PCBA, BANDIPUR, X1711	UN100	CRITICAL	NAND_L1: INTERPOSER

SPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20066	1	IC, PMU, SPMU, A0, OTP-JPC, WLCSP196	U7700	CRITICAL	SPMU_IC: DEV
998-22526	1	IC, PMU, SIMETRA, A1, OTP-JPE, WLCSP196	U7700	CRITICAL	SPMU_IC: A1

MPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-20064	1	IC, PMU, MPMU, A0, OTP-JPE, WLCSP440	U8100	CRITICAL	MPMU_IC: DEV
998-22614	1	IC, PMU, SERA, B0, OTP-JFP, WLCSP440	U8100	CRITICAL	MPMU_IC: B0

SYNC_MASTER=t668		SYNC_DATE=11/01/2019	
PAGE TITLE			
BOM OPTION TABLES			
 Apple Inc.	DRAWING NUMBER	051-05392	SIZE
	REVISION	4.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	evt-1	
	PAGE	601 OF 801	
	SHEET	88 OF 92	

8

7

6

5

4


3

2

1

NAND BOM GROUPS

BOM GROUP	BOM OPTIONS
NANDCFG:ITLC_S5E_128G_TO	NAND_L0:ITLC_128G_TO
NANDCFG:ITLC_S5E_128G_SD	NAND_L0:ITLC_128G_SD
NANDCFG:ITLC_S5E_256G_HY	NAND_L0:ITLC_256G_HY,NAND_L1:ITLC_256G_HY,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_256G_SD	NAND_L0:ITLC_256G_SD,NAND_L1:ITLC_256G_SD,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_256G_TO	NAND_L0:ITLC_256G_TO,NAND_L1:ITLC_256G_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_512G_HY	NAND_L0:ITLC_512G_HY,NAND_L1:ITLC_512G_HY,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_512G_TO	NAND_L0:ITLC_512G_TO,NAND_L1:ITLC_512G_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_1P0T_SD	NAND_L0:ITLC_1P0T_SD,NAND_L1:ITLC_1P0T_SD,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_1P0T_TO	NAND_L0:ITLC_1P0T_TO,NAND_L1:ITLC_1P0T_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_2P0T_TO	NAND_L0:ITLC_2P0T_TO,NAND_L1:ITLC_2P0T_TO,PARTS_SSDNAND1
NANDCFG:ITLC_S5E_2P0T_HY	NAND_L0:ITLC_2P0T_HY,NAND_L1:ITLC_2P0T_HY,PARTS_SSDNAND1
NANDCFG:INTERPOSER	NAND_L0:INTERPOSER,NAND_L1:INTERPOSER,PARTS_SSDNAND1
NANDCFG:NONE	NAND_L0:OFF,NAND_L1:OFF,PARTS_SSDNAND1

PAGE TITLE		SYNC_MASTER=t668		SYNC_DATE=11/01/2019	
 Apple Inc.		DRAWING NUMBER		051-05392	
		REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		evt-1	
		PAGE		602 OF 801	
		SHEET		89 OF 92	
		SIZE		D	

8

7

6

5

4

3

2

1

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
353S01346	353S01320		ALL	rdar://problem/57736570
138S0738	138S1101		ALL	rdar://problem/59471401
138S0846	138S0811		ALL	rdar://problem/59474489
376S1053	376S0604		ALL	rdar://problem/59475163
152S00359	152S00253		ALL	rdar://problem/57204466
740S00041	740S0159		ALL	rdar://problem/59438907
371S00077	371S00180		ALL	rdar://problem/59475330
376S1106	376S0678		ALL	rdar://problem/59442581
107S00033	107S00034		ALL	rdar://problem/59471007
138S00087	138S1086		ALL	rdar://problem/59439665
152S00812	152S1701		ALL	rdar://problem/59465659
371S00217	371S00079		ALL	rdar://problem/57739774
376S0948	376S00076		ALL	rdar://problem/59134310
128S00031	128S00011		ALL	rdar://problem/59071370
128S00026	128S00011		ALL	rdar://problem/59071370
128S00087	128S00011		ALL	rdar://problem/59071370
128S0445	128S0436		ALL	rdar://problem/59071568
128S0364	128S0264		ALL	rdar://problem/59071705
128S00094	128S00067		ALL	rdar://problem/59072397
128S00039	128S00038		ALL	rdar://problem/59075402
128S0302	128S00038		ALL	rdar://problem/59075402
152S00680	152S00198		ALL	rdar://problem/59075547
152S00363	152S00198		ALL	rdar://problem/59075547
152S00708	152S00265		ALL	rdar://problem/59075783
152S00367	152S01248		ALL	rdar://problem/59076041
376S00204	376S00203		ALL	rdar://problem/59076791
376S00226	376S00203		ALL	rdar://problem/59076791
376S00227	376S00203		ALL	rdar://problem/59076791
376S00228	376S1179		ALL	rdar://problem/59077240
376S00007	376S1179		ALL	rdar://problem/59077240
376S00303	376S00012		ALL	rdar://problem/59077463
376S1147	376S00281		ALL	rdar://problem/59077684
107S00071	107S00053		ALL	rdar://problem/59078523
107S00029	107S00087		ALL	rdar://problem/59081345
138S00332	138S00328		ALL	rdar://problem/59112527
138S00047	138S00073		ALL	rdar://problem/59118124
138S0863	138S0853		ALL	rdar://problem/59118514
138S00077	138S00035		ALL	rdar://problem/59119189
138S00093	138S00035		ALL	rdar://problem/59119189
138S00116	138S00071		ALL	rdar://problem/59119528
138S00117	138S00071		ALL	rdar://problem/59119528
138S00229	138S00107		ALL	rdar://problem/59121589
138S00022	138S0801		ALL	rdar://problem/59124126
152S00398	152S00204		ALL	rdar://problem/59129606
152S00963	152S00885		ALL	rdar://problem/59129928
152S00343	152S00839		ALL	rdar://problem/59130255
152S01317	152S01268		ALL	rdar://problem/59130415
152S00997	152S00476		ALL	rdar://problem/59131075
152S01090	152S01085		ALL	rdar://problem/59131117
107S00055	107S00090		ALL	rdar://problem/59082308
107S00365	107S00373		ALL	rdar://problem/59081538
152S01344	152S00883		ALL	rdar://problem/59353109
152S00979	152S00874		ALL	rdar://problem/59364196
197S00046	197S00036		ALL	rdar://problem/59408673
197S00047	197S00036		ALL	rdar://problem/59408673
197S00048	197S00036		ALL	rdar://problem/59408673
138S00181	138S0835		ALL	rdar://problem/59408752
138S00291	138S0835		ALL	rdar://problem/59408752
377S00166	377S00160		ALL	rdar://problem/59407974
138S00330	138S00081		ALL	rdar://problem/59408911
740S0118	740S00028		ALL	rdar://problem/59408586
377S00123	377S00031		ALL	rdar://problem/59407768
377S00186	377S00060		ALL	rdar://problem/59407847

Alternate Vendor	Primary Vendor
On Semi	NXP
Samsung	Murata
Samsung	Murata
Diodes Inc	On Semi
Chilisin	Cyntec
Bourns	LittleFuse
NXP	Diodes Inc
On Semi	Vishay
TFT	Cyntec
Taiyo Yuden	Murata
Chilisin	Cyntec
ROHM CORP	Nexperia
Diodes Inc	Toshiba
ROHM CORP	Kemet
NEC/Kemet	Kemet
Panasonic	Kemet
Panasonic	Kemet
Kemet	Panasonic
Tokin/Kemet	Panasonic
NEC/Kemet	Kemet
Panasonic	Kemet
Chilisin	Cyntec
Vishay	Cyntec
Chilisin	Cyntec
NEC	Cyntec
Diodes Inc	Vishay
Vishay	Vishay
Fairchild	Vishay
On Semi	Vishay
AOS	Vishay
Diodes Inc	TI
On Semi	AOS
Yageo	Cyntec
TFT	Yageo
Kyocera	Murata
Taiyo	Murata
Taiyo	Murata
Taiyo	Murata
Kyocera	Murata
Taiyo	Murata
Kyocera	Murata
Kyocera	Murata
Taiyo	Murata
Taiyo	Cyntec
Taiyo	Cyntec
Murata	Cyntec
Taiyo	Cyntec
Chilisin	Murata
Chilisin	Murata
Cyntec	TFT
Cyntec	TFT
Chilisin	Cyntec
Taiyo	Cyntec
Epson	TXC
Kyocera	TXC
Murata	TXC
Samsung	Murata
Kyocera	Murata
Semtech	On Semi
SEMCO	Murata
Polytronics	Bussmann
Semtech	On Semi
Semtech	ST Micro

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS :
371S00220	371S00181		ALL	rdar://problem/59404055
371S00085	371S00190		ALL	rdar://problem/59404601
353S00852	353S4262		ALL	rdar://problem/59403423
311S00156	311S00129		ALL	rdar://problem/59489090
376S1080	376S0820		ALL	rdar://problem/59489026
138S00049	138S0831		ALL	rdar://problem/59408798
311S00269	311S00234		ALL	rdar://problem/59489341
311S00176	311S00153		ALL	rdar://problem/59489311
311S00178	311S00177		ALL	rdar://problem/59489319
376S1128	376S00282		ALL	rdar://problem/59489044
376S00224	376S00282		ALL	rdar://problem/59489044
128S00093	128S00009		ALL	rdar://problem/59125761
128S00103	128S00009		ALL	rdar://problem/59125761
128S00106	128S00009		ALL	rdar://problem/59361958
128S00107	128S00009		ALL	rdar://problem/59361958
128S00110	128S00009		ALL	rdar://problem/59361958
376S1137	376S00019		ALL	rdar://problem/59489062
107S00101	107S00005		ALL	TBD
107S00102	107S00017		ALL	TBD
107S0276	107S00020		ALL	TBD
107S00370	107S00371		ALL	TBD
107S00372	107S00371		ALL	TBD
107S00288	107S00208		ALL	TBD
107S0150	107S00208		ALL	TBD
116S00007	116S00006		ALL	TBD
132S0409	132S00064		ALL	TBD
132S00012	132S0401		ALL	TBD
138S00084	138S00060		ALL	TBD
138S0750	138S00097		ALL	TBD
138S00284	138S00136		ALL	TBD
138S0852	138S0818		ALL	TBD
138S0789	138S0941		ALL	TBD
155S0275	155S00188		ALL	TBD
155S0706	155S0302		ALL	TBD
155S0741	155S0361		ALL	TBD
155S0823	155S0644		ALL	TBD
155S00007	155S0667		ALL	TBD
155S00190	155S0914		ALL	TBD
138S0706	138S0739		ALL	rdar://problem/59571431
311S00267	311S00244		ALL	TBD
311S00268	311S00246		ALL	TBD
311S00060	311S0273		ALL	TBD
311S00013	311S0508		ALL	TBD
353S02402	353S1429		ALL	TBD
353S02440	353S3698		ALL	rdar://problem/59682314
740S0144	740S00028		ALL	TBD
138S00343	138S00329		ALL	rdar://problem/60090733
376S00292	376S1140		ALL	rdar://problem/60290671
740S00081	740S00053		ALL	rdar://problem/60394183

Alternate Vendor	Primary Vendor
On Semi	Diodes Inc
On Semi	Diodes Inc
On Semi	Diodes Inc
Nexperia	TI
Diodes Inc	On Semi
Kyocera	Murata
Nexperia	TI
Diodes Inc	TI
On Semi	TI
Diodes Inc	On Semi
Nexperia	On Semi
Tokin/Kemet	Kemet
Samsung	Kemet
Tokin/Kemet	Kemet
Kemet	Kemet
Samsung	Kemet
Vishay	Diodes Inc
Yageo	Cyntec
Yageo	Cyntec
Cyntec	TFT
Yageo	Cyntec
Vishay	Cyntec
TDK	Murata
Panasonic	Murata
Vishay	Yageo
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Taiyo Yuden	Murata
Murata	Taiyo Yuden
Kyocera	Murata
Samsung	Murata
Samsung	Murata
Taiyo Yuden	Murata
Taiyo Yuden	Murata
Murata	TDK
TDK and Taiyo	Murata
Taiyo Yuden	Panasonic
Taiyo Yuden	Panasonic
Murata	Samsung
Nexperia	TI
Nexperia	TI
Diodes Inc	Philips
Diodes Inc	NXP
ON Semi	TI
ON Semi	TI
Bussman	LittleFuse
Kyocera	Murata
Nexperia	Diodes Inc.
Bourns	AEMI

D

D

C


C

B

B

A

A

PAGE TITLE BOM Alternates		
 Apple Inc.	DRAWING NUMBER 051-05392	SIZE D
	REVISION 4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH evt-1	
	PAGE 610 OF 801	
	SHEET 90 OF 92	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

End of Schematic

PAGE TITLE		DRAWING NUMBER		SIZE
-----		051-05392	D	
 Apple Inc.		REVISION	4.0.0	
		BRANCH	evt-1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FURNISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	801 OF 801	
		SHEET	92 OF 92	

8

7

6

5

4

3

2

1