

## R423 Stingray

BLOCK DIAGRAM REFLECTING DELL UHMGA11 CONFIGURATION.




COMPONENTS THAT ARE NOT POPULATED FOR DELL UHMGA11 SKU ARE MARKED AS "DNI"



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 942-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I		
Size	Document Number	105-A474XX-10	Rev 2
Date	Thursday, November 11, 2004	Sheet	1 of 23

# PCI-EXPRESS EDGE CONNECTOR



ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 982-2600

ATI

File: PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I  
 Size C Document Number 105-A474XX-10 Rev 2  
 Date: Thursday, November 11, 2004 Sheet 2 of 23





PART 7 OF 10

POWER

I/O

PCIE

CORE

I/O (INTERNAL)








I/O

A7	VDDR1_1
E1	VDDR1_2
T36	VDDR1_3
A17	VDDR1_4
A19	VDDR1_5
A22	VDDR1_6
A26	VDDR1_7
A24	VDDR1_8
A32	VDDR1_9
AM12	VDDR1_10
M14	VDDR1_11
AW9	VDDR1_12
K39	VDDR1_13
F8	VDDR1_14
J11	VDDR1_15
M14	VDDR1_16
AV8	VDDR1_17
AR1	VDDR1_18
AK1	VDDR1_19
AM7	VDDR1_20
AL8	VDDR1_21
GR	VDDR1_22
L14	VDDR1_23
U1	VDDR1_24
VDDR1_25	VDDR1_25
VDDR1_26	VDDR1_26
H9	VDDR1_27
AL15	VDDR1_28
AM14	VDDR1_29
AL10	VDDR1_30
AR10	VDDR1_31
AK3	VDDR1_32
AK12	VDDR1_33
AG14	VDDR1_34
AG13	VDDR1_35
AG7	VDDR1_36
AK4	VDDR1_37
N13	VDDR1_38
N78	VDDR1_39
AD18	VDDR1_40
U7	VDDR1_41
VDDR1_42	VDDR1_42
L10	VDDR1_43
H8	VDDR1_44
GR	VDDR1_45
AE7	VDDR1_46
V13	VDDR1_47
W13	VDDR1_48
AA1	VDDR1_49
AD1	VDDR1_50
AE13	VDDR1_51
AE1	VDDR1_52
V19	VDDR1_53
K11	VDDR1_54
V11	VDDR1_55
U6	VDDR1_56
T33	VDDR1_57
U33	VDDR1_58
U34	VDDR1_59
M13	VDDR1_60
L13	VDDR1_61
G20	VDDR1_62
G19	VDDR1_63
L22	VDDR1_64
L23	VDDR1_65
N28	VDDR1_66
P29	VDDR1_67
M1	VDDR1_68
L31	VDDR1_69
M12	VDDR1_70
K20	VDDR1_71
N23	VDDR1_72
N25	VDDR1_73
N26	VDDR1_74
N30	VDDR1_75
M31	VDDR1_76
N16	VDDR1_77
N17	VDDR1_78
N18	VDDR1_79
N21	VDDR1_80
N22	VDDR1_81
N23	VDDR1_82
N38	VDDR1_83
V7	VDDR1_84
U27	VDDR1_85
T27	VDDR1_86
N28	VDDR1_87
U13	VDDR1_88
U12	VDDR1_89
U12	VDDR1_90

Memory I/O





Memory I/O Clock Generator

D36	VSSRH_0
A14	VSSRH_1
J1	VSSRH_2
AN1	VSSRH_3



ATI Technologies Inc.

1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600





ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 982-2600

File: PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I  
 Size: Document Number 105-A474XX-10  
 Date: Thursday, November 11, 2004 Sheet 6 of 23


# CORE REGULATOR VDDC

Trace as short as possible for 2A current






POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p><b>Add this Capacitor for SP6132</b></p> <p>COMP_VDDC1 C140 DNI 2.2nF</p>
	<p><b>Compensation Circuit</b></p> <p>COMP_VDDC1</p> <p>Cc2 Cc3</p> <p>C112 10nF C111 33pF</p> <p>Rc5 R264 15K</p>
	<p><b>FOR ALTERNATE #2</b></p> <p>Change C142 for 10uF</p> <p>Change C122 for 1uF</p> <p>Replace R251 with a bead</p> <p>Swap Rc4 with Cc1</p>




POWER SEQUENCING CIRCUIT:	DESIGN NOTES:
	<p><b>Add this Capacitor for SP6132</b></p> <p>COMP_VDDC2 C168 DNI 1000pF</p>
	<p><b>Compensation Circuit</b></p> <p>COMP_VDDC2</p> <p>Cc2 Cc3</p> <p>C171 10nF C170 33pF</p> <p>Rc5 R313 15K</p>
	<p><b>FOR ALTERNATE #2</b></p> <p>Change C157 for 10 uF</p> <p>Change C121 for 1 uF</p> <p>Replace C764 by 0 Ohm resistor</p> <p>Remove R954</p> <p>Replace R314 with a bead</p> <p>Swap Rc4 with Cc1</p>



	ATI Technologies Inc. 1 Commerce Valley Drive East Markham, Ontario Canada, L3T 7X6 (905) 882-2600	
	Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I
Size	Document Number	105-A474XX-10
Date	Thursday, November 11, 2004	Sheet 8 of 23




**+1.8V Regulator for analog power supplies**




Max 400 mA if all 1.8 V analog power supplies are connected


**+1.5V Regulator for VDDC\_CT (VDD15)**




**REGULATOR FOR A2VDD(+2.5V)**




**REGULATOR FOR PVDD (+1.8V)**




**REGULATOR FOR TPVDD (+1.8V)**




**REGULATOR FOR MPVDD(+1.8V)**



**+1.8V Regulator for PCIE\_PVDD\_18**




**Regulator for PCIE\_VDDR  
Vout = 1.2V**




**+5V regulator**


Vin = 12V  
Vout = 5V



# R423 MEMORY CHANNELS A and B




# R-420 MEMORY CHANNELS C and D



256 Mbit GDDRIII Channels A and B

Channel A

Channel B




**ATI** ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 942-2600

File: **PCIe R400 GDDR3 256MB 8MX32 DVI-I DVI-I**  
 Size: Document Number **105-A474XX-10** Rev: 2  
 Date: Thursday, November 11, 2004 Sheet 12 of 23

256 Mbit GDDRIII Channels A and B

Channel C


Channel D



<Variant Name>


**ATI Technologies Inc.**  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 982-2600

File: **PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I**  
 Size: Document Number  
 Date: Thursday, November 11, 2004  
 Sheet: 13 of 23




**R423 Shared Straps REV. 0.0**

STRAPS	PIN	DESCRIPTION	DEFAULT
FEATURE0	GPIO(0)	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Desktop must have an external pullup)	0
FEATURE1	GPIO(1)	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Desktop must have an external pullup)	0
PCIE_MODE (ATI Internal)	GPIO(3:2)	PCIe mode: 00: PCI Express 1.0A mode 01: Myrene-compatible mode 10: PCI Express 1.0 mode 11: Short-circuit internal loopback and PCI Express 1.0A mode	00
REVERSE_LANES	GPIO(4)	REVERSE_LANES 0: normal mode 1: reverse mode	0
FORCE_COMPLIANCE	GPIO(5)	Force chip to get to compliance state quickly for Tester purposes 0: Normal operation 1: Force to compliance state	0
PLL_BW (ATI Internal)	GPIO(6)	0: Full PLL bandwidth 1: Reduced PLL bandwidth	0
DEBUG_ACCESS	GPIO(8)	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible 0: Disable debug access 1: Enable debug access	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type. GPIO(9,13,12,11)  000x - No ROM, CHG_ID=00 001x - No ROM, CHG_ID=01 010x - No ROM, CHG_ID=10 011x - No ROM, CHG_ID=11  1001 - 1M Serial AT25F1024 ROM (Atmel) 1010 - 1M Serial AT45DB011 ROM (Atmel) 1011 - 1M Serial M25P10 ROM (ST) 1100 - 512K Serial M25P05 ROM (ST) 1101 - 1M Serial SST45LF010 ROM (SST) 1102 - 512K Serial W45B512 ROM (WinBond) 1110 - 1M Serial SST25VF010 ROM (SST) 1111 - 1M Serial SST25VF512 ROM (SST) 1111 - 1M NX25F011B ROM (NexFlash)  <b>Chip IDs:</b> Chip ID is based on substrate fuses and CHG_ID strap (which comes from ROM if used, or pin straps if no ROM is connected); CHG_ID = ROMIDCFG[2:1] = GPIO[13:12]	1100
MULTIFUNC(1:0)	H2SYNC, V2SYNC	Multi-function device select 00 - single function device. 01 - two function device. 10 - two function device. 11 - two function device.	10
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	1
RFU	HSYNC	RFU 0 - Normal 1 - Not used	0



**R423 Dedicated Straps REV. 0.0**

ZV_VOLTAGE_SEL0	DVOVMODE_0	DVOVMODE_0 is for ZV_LCDCTRL and ZV_LCDDATA(11:0). 0 - 3.3 V signalling 1 - 1.8 V signalling	0
ZV_VOLTAGE_SEL1	DVOVMODE_1	DVOVMODE_1 is for ZV_LCDDATA(23:12) 0 - 3.3 V signalling 1 - 1.8 V signalling	0



**Board Straps REV. 0.0**



STRAPS	PIN	DESCRIPTION	DEFAULT
MEMTYPE(1:0)	DVALID, PSYNC	Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory 144 Ball BGA package 01 - TBD 10 - TBD 11 - TBD	000
DC_Strap1	GPIO(10)	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	0
DC_Strap3	LCDDATA(14)	Not defined	0
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PALNTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1
EXT_PWR	GPIO15	External power cable detect 0 - Cable is properly connected 1 - Cable is not properly connected. Software should prevent the board from booting, should display a warning at screen and should decrease engine and memory clock speed.	NA

<Variant Name>

ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I		
Size	Document Number	105-A474XX-10	Rev 2
Date	Thursday, November 11, 2004	Sheet	14 of 23


# TEMPERATURE SENSE AND SPEED CONTROLLED FAN



**Do not install**  
This resistor will be shorted in layout. It is present to control where the signal will be connected to digital ground.

Change to Maxim part





**DAC1 CRT INTERFACE**


PLACE CLOSE TO ASIC

PLACE CLOSE TO CONNECTOR

**OPTIONAL ESD/HOTPLUG PROTECTION DIODES**

J2 and MJ2 share the same area - they are mutually exclusive.





<Variant Name>




**ATI Technologies Inc.**  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 962-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I		
Size	Document Number	105-A474XX-10	Rev 2
Date	Thursday, November 11, 2004	Sheet	16 of 23






</Variant Name>




ATI Technologies Inc.  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I		
Size	Document Number	105-A474XX-10	Rev 2
Date	Thursday, November 11, 2004	Sheet	17 of 23

**PRIMARY DVI-I CONNECTOR (DVI-I1)**



**SECONDARY DVI-I CONNECTOR**




J2 and MJ2 share the same area - they are mutually exclusive.



# SILICON IMAGE TMSD TRANSMITTER

**NOTE:  
ITEMS ON THIS  
PAGE ARE ALL DNI**



<Variant Name>




**ATI Technologies Inc.**  
 1 Commerce Valley Drive East  
 Markham, Ontario  
 Canada, L3T 7X6  
 (905) 882-2600

Title		PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I	
Size	B	Document Number	105-A474XX-10
Date:	Thursday, November 11, 2004	Sheet	19 of 23


Rev 2

**NOTE:**  
**ITEMS ON THIS**  
**PAGE ARE ALL DNI**




**Layout Guide line of THEATER**

- #1 : Ca1 and Ca2 have to be placed as close as possible to the respective pins of Rage THEATER
- #2 : GND\_VIN should be separated from Digital or Chassis Ground and have no loops
- #3 : GND\_VIN should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER




# TV-OUT




Footprint - M1

## TV Out (SVHS) MiniDIN 7-pin




Connector Jm1 uses the same footprint as Jm2 and Jm3




NOTE:  
ALL ITEMS ARE DNI

Connector Jm2 uses the same footprint as Jm1 and Jm3

NOTE:  
ALL ITEMS ARE DNI




VI MUX BYPASS DNI



NOTE:  
ALL ITEMS ARE DNI

VI MUX

NOTE:  
ALL ITEMS ARE DNI



	Install	DNI
TV-OUT 7-PIN MiniDIN 1.02-00302-00 1.02-00305-00	(A) (B) (E)	(C)
VIVO 9-PIN MiniDIN 1.02-00303-00 1.02-00306-00	(C)	(A) (B) (E)
No Options (Just DB15)		(A) (B) (C) (E)

(A) (C) share the same footprint

<Variant Name>







ATI Technologies Inc.




1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I		
Size	Document Number	105-A474X-10	Rev 2
Date	Thursday, November 11, 2004	Sheet	21 of 23






DVI SCREWS



DVI SCREWS



MISC. BOARD PARTS



<Variant Name>



ATI Technologies Inc.  
1 Commerce Valley Drive East  
Markham, Ontario  
Canada, L3T 7X6  
(905) 882-2600

Title	PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I	
Size	Document Number	Rev
B	105-A474XX-10	2
Date:	Thursday, November 11, 2004	Sheet 22 of 23



Title  
PCIe R480 GDDR3 256MB 8MX32 DVI-I DVI-I

Schematic No.  
105-A474XX-10

Date:  
Thursday, November 11, 2004

### REVISION HISTORY

Rev 2

Sch Rev	PCB Rev	Date	REVISION DESCRIPTION
0	00A	13/06/04	Initial revision of the schematic based on 105-A319xx-00: - Added decoupling caps for GDDR3 memory devices
1	00	12/10/04	- Separated VDDC input power to VIN1 and VIN2 (added B and B) - Added HPD2_INT for the second DVI connector (using ext TMDS)
2	10	11/11/04	- PCB change only: extended gnd on layer 10 to ensure connection to fan screws - No electrical changes.