

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, MLB, X425

08/06/2014 PROTO1A

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	CLEAN_X305	05/30/2014
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	J15_MLB	10/31/2012
5	CPU DMI/PEG/FDI/RSVD	CLEAN_X305_PEG	02/18/2014
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	J15_REFERENCE	12/18/2012
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	J15_REFERENCE	12/18/2012
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	CLEAN_X305_PEG	02/18/2014
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	J15_REFERENCE	12/18/2012
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	J15_REFERENCE	12/18/2012
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	CLEAN_X305G	07/01/2014
22	DDR3 VREF MARGINING	CLEAN_X305	01/14/2014
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	J15_MLB	10/31/2012
28	Thunderbolt Host (1 of 2)	T29_RR	01/14/2013
29	Thunderbolt Host (2 of 2)	T29_RR	01/14/2013
30	Thunderbolt Mobile Support	CLEAN_X305	06/24/2014
31	Thunderbolt Connector A	CLEAN_X305	06/24/2014
32	Thunderbolt Connector B	CLEAN_X305	06/24/2014
33	DDC Crossbar	J15_REFERENCE	11/16/2012
34	X87 CONNECTOR	CLEAN_X305	01/15/2014
35	SSD Connector	CLEAN_X305_PEG	02/18/2014
36	Camera 1 of 2	CLEAN_X305	06/24/2014
37	Camera 2 of 2	CLEAN_X305	06/24/2014
38	USB 3.0 CONNECTORS	J15_MLB	10/31/2012
39	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN_X305_PEG	02/18/2014
40	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN_X305	05/30/2014
41	SMC	CLEAN_X305	01/15/2014

Page	Contents	Sync	Date
42	SMC Shared Support	CLEAN_X305	06/24/2014
43	SMC Project Support	CLEAN_X305	05/30/2014
44	SMBus Connections	CHANG_745	11/26/2012
45	High Side Voltage and Current Sensing	CLEAN_X305_PEG	02/18/2014
46	Load Side Voltage and Current Sensing	CLEAN_X305_PEG	02/18/2014
47	Debug Sensors	CLEAN_X305	01/14/2014
48	Thermal Sensors	CHANG_745	11/26/2012
49	Fan Connectors	J15_MLB	10/31/2012
50	SPI Debug Connector	CLEAN_X305_PEG	02/18/2014
51	AUDIO:CODEC, ANALOG	JOE_745	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_745	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_745	07/30/2013
54	AUDIO: JACK	CLEAN_X305	06/24/2014
55	AUDIO: JACK TRANSLATORS	CLEAN_X305	06/24/2014
56	DC-In & Battery Connectors	CLEAN_X305_PEG	02/18/2014
57	PBus Supply & Battery Charger	CLEAN_X305	01/15/2014
58	CPU VR12.5 VCC Regulator IC	CLEAN_X305_PEG	02/24/2014
59	CPU VR12.5 VCC Power Stage	J15_MLB	10/31/2012
60	1.35V DDR3L SUPPLY	CLEAN_X305	01/15/2014
61	5V / 3.3V Power Supply	CLEAN_X305_PEG	02/18/2014
62	1V05V POWER SUPPLY	CLEAN_X305_PEG	02/18/2014
63	LCD/KBD Backlight Driver	CLEAN_X305_PEG	02/19/2014
64	Misc Power Supplies	CLEAN_X305	01/15/2014
65	X249 Boost Power Supply	CLEAN_X305	05/30/2014
66	Power FETs	CLEAN_X305_PEG	02/18/2014
67	Power Control 1/ENABLE	CLEAN_X305	05/30/2014
68	eDP Display Connector	CLEAN_X305_PEG	02/18/2014
69	RIO Connectors	CLEAN_X305G	01/14/2014
70	Power Aliases	CLEAN_X305	05/30/2014
71	Signal Aliases	J15_MLB	10/31/2012
72	Functional Test Points	J15_MLB	10/31/2012
73	NC & No Test	J15_MLB	10/31/2012
74	PCB Rule Definitions	SIDLE_745	12/10/2012
75	CPU Constraints	CLEAN_X305_PEG	02/18/2014
76	PCH Constraints 1	SIDLE_745	12/10/2012
77	PCH Constraints 2	CLEAN_X305_PEG	02/18/2014
78	Memory Constraints	SIDLE_745	12/10/2012
79	Thunderbolt Constraints	SIDLE_745	12/10/2012
80	Camera Constraints	SIDLE_745	12/10/2012
81	SMC Constraints	SIDLE_745	12/10/2012
82	Project Specific Constraints	SIDLE_745	12/10/2012

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00330	1	SCHEM,MLB,X305	SCH	CRITICAL	
820-00138	1	PCHP,MLB,X305	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=ABBREV
PART_MODIFIED=mod 6/13/00/04 2014

DRAWING TITLE		<PART_DESCRIPTION>
Apple Inc.		DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL> BRANCH <BRANCH> PAGE 1 OF 118 SHEET 1 OF 82

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00039	COMMON PARTS, MLB, X425	X425_COMMON
985-00043	DEV, MLB, X425	X425_DEVEL:ENG
639-00534	PCBA, MLB, CTO, 16G-HYN, X425	BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:HYNIX_1866
639-00535	PCBA, MLB, CTO, 16G-MIC, X425	BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:MICRON_1866

X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE, COMMON, X425_COMMON1, X425_COMMON2, X425_PROGPARTS
X425_COMMON1	CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3:AUDIBLE, CPUPEG:X8X8, S2_PWR:S0, SMC_SUSACK:YES
X425_COMMON2	EDP:YES, XDP, SSD_PWR_EN:GPIO, CAM_WAKE:NO, SAMCONN, APCLKRQ:ISOL, DDRREG_PGD:N, CRW_SPRT,WLAN_SW:SIL
X425_PVT	BKLT:PROD, SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE, BOOTROM_PROG:PROTO1A, TBTRM:PROG
X425_DEVEL:ENG	ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, SENSOR_NONPROD:Y, SENSOR_NONPROD_R, BKLT:ENG,DBGLED, X249:BOOST
X425_DEVEL:DVT	ALTERNATE, XDP_DEBUG, BKLT:PROD, SENSOR_NONPROD:N,DBGLED
X425_DEVEL:PVT	XDP_DEBUG
XDP_DEBUG	XDP_CONN, XDP_PCH

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00057	1	CRW,SR12W,PRQ,CO,2.2,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:BETTER
337S00058	1	CRW,SR12X,PRQ,CO,2.5,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:BEST
337S00059	1	CRW,SR12Y,PRQ,CO,2.8,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,QENV,LPT-M,HMB7,C2,SR199,PRQ,FCBGA	U1100	CRITICAL	
338S1247	1	IC,TBT,FR-4C,A0,PRQ,C10,SR1JC,FCBGA288	U2800	CRITICAL	
338S1264	1	IC,BCN15700A2,S2,PCIEX,CBGA,8X8,209FCBGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DDR3L-1600,ODMMA,96B,FBGA	U4000	CRITICAL	
333S0802	16	IC,SDRAM,25NM,512MX8,DDR3L-1866,78B,FBGA		CRITICAL	HYNIX_1866_S
333S0719	16	IC,SDRAM,4GBIT,DDR3-1866,V80A,78B,FBGA		CRITICAL	MICRON_1866_S
333S0802	32	IC,SDRAM,25NM,512MX8,DDR3L-1866,78B,FBGA		CRITICAL	HYNIX_1866
333S0719	32	IC,SDRAM,4GBIT,DDR3-1866,V80A,78B,FBGA		CRITICAL	MICRON_1866

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1866_S	HYNIX_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1866_S	MICRON_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L
RAM:HYNIX_1866	HYNIX_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L
RAM:MICRON_1866	MICRON_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L

COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00039	1	COMMON PARTS, MLB, X425	BASE	CRITICAL	BASE_BOM
985-00043	1	DEV, MLB, X425	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=CLEAN X305		SYNC DATE=05/30/2014	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM> D	SIZE
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 2 OF 118	
		SHEET 2 OF 82	

Programmables - All builds

335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S00133	1	T29,FALCON RIDGE(VXXXX)PROTO 1A,X425	U2890	CRITICAL	TBTROM:PROG

SMC


338S1214	1	IC,SMC-BL,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BLANK
341S00125	1	IC,SMC-BL,EXT (V2.24A31) PROTO 1A,X425	U5000	CRITICAL	SMC_PROG:BASE


EFI ROM

335S00007	1	IC,SERIAL FLASH,64MB,3V,WS0N,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:WIN
335S00006	1	IC,SERIAL FLASH,64MB,3V,WS0N,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:MAC
341S00131	1	IC,EFI ROM (VXXXX) PROTO 1A,X425	U6100	CRITICAL	BOOTROM_PROG:PROTOLA


Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
197S0478	197S0479		ALL	NDK Alt to Epson
371S0713	371S0558		ALL	DSG alt to ST
152S0461	152S1645		ALL	Cystec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S00008		ALL	Panasonic alt to TDK
376S1217	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NEC alt to Diodes
376S1089	376S1128		ALL	NEC alt to Diodes
128S0371	128S0376		ALL	Kemet alt to Sanyo
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX
311S0649	311S0541		ALL	ON alt to Toshiba
376S00014	376S0761		ALL	Toshiba alt to Vishay
740S00003	740S0135		ALL	ARM alt to Tyco
377S0155	377S00011		ALL	On Semi alt to Infineon
377S0184	377S00011		ALL	Infineon alt to Infineon

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	3 OF 118
		SHEET	3 OF 82




X425 THERMAL MODULE STANDOFF




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-00184	2	STANDOFF, THERMAL/FAN, W/O MYLAR, X305	SH0423, SH0425	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DVMAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	

X425 POGO PINS



SMT GND TEST PONTS




RIO FLEX BRACKET BOSS (860-00166)




X425 STAND OFF

860-1448




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PD Parts			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		4 OF 118	
SHEET		4 OF 82	
<small>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>			



Port D pins out of order to match Intel symbol.

CPU Daisy-Chain Strategy:
 Each corner of CPU has two testpoints. Other corner test signals connected in daisy-chain fashion. Continuity should exist between both TP's on each corner.

SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





OMIT_TABLE

OMIT_TABLE


U0500
HASWELL
BGA
SYM 3 OF 12

U0500
HASWELL
BGA
SYM 4 OF 12

MEMORY CHANNEL A

MEMORY CHANNEL B

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU DDR3 Interfaces			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	BRANCH <BRANCH>
		PAGE 7 OF 118	SHEET 7 OF 82



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA
 PPVCCIO_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V

PPVCC_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V

PPVCOMP_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V


R0802.2: PLACE_NEAR=U0500.J50:2.54mm
 R0810.2: PLACE_NEAR=U0500.J53:38mm
 R0800.2: PLACE_NEAR=R0810.1:2.54mm

Connections are required for BDW CPU support.

FC_D5 D5 PP1V05_S0_CPU_VCCST
 FC_D3 D3 CPU_VCCST_PWRGD

OMIT TABLE
 U0500
 HASWELL
 BGA
 SYM 6 OF 12
 POWER

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Power			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	8 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	8 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Ground			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
III NOT TO REPRODUCE OR COPY IT			
IV NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		9 OF 118	
SHEET		9 OF 82	

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1068-C1076):

NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



CPU VCCST Decoupling

Intel recommendation: 1x 0.1uF 0402, 1x 4.7uF 0805
Apple Implementation: 1x 0.1uF 0201, 1x 4.7uF 0402



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	10 OF 118
		SHEET	10 OF 82

NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

D

C

B


A

D

C

B

A



SATA Port assignments:

Primary HDD/SSD (SATA only)


Secondary HDD/SSD (SATA only)

Reserved: ODD


Unused

PCie:
Reserved: Ethernet (if not combo w/SD Card)

Unused



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.



Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.



NOTE: ENET pair only used if SD Card Reader is USB3.

Unused clock terminations for FCIM Mode

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 11 OF 118

SHEET: 11 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH DMI / FDI / PM / GFX / PCI			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	12 OF 118
III NOT TO REPRODUCE OR COPY IT		SHEET	12 OF 82
IV ALL RIGHTS RESERVED			



- USB3 Port Assignments:**
- Unused
 - PCIe/USB3 Port Assignments:**
 - SD Card Reader (& Ethernet if combo)
 - PCIe Port Assignments:**
 - AirPort
 - Camera
 - SSD (Gumstick) Lane 0 (PCIe-only) Or PCIe switch if TBT/SSD
 - SSD (Gumstick) Lane 1 (PCIe-only) Or PCIe switch if TBT/SSD
 - SSD (Gumstick) Lane 2 (PCIe-only) Or PCIe switch if TBT/SSD
 - SSD (Gumstick) Lane 3 (PCIe-only) Or PCIe switch if TBT/SSD

Ref	Part	Value	Footprint	Pin	Label
73	NC USB3 SPARE D2RN			AW31	PERN1_USB3RN3
73	NC USB3 SPARE D2RP			AY31	PERP1_USB3RP3
73	NC USB3 SPARE R2D CN			BE32	PETN1_USB3TN3
73	NC USB3 SPARE R2D CP			BC32	PETP1_USB3TP3
77 72 69 20	USB3 SD D2R N			AT31	PERN2_USB3RN4
77 72 69 20	USB3 SD D2R P			AR31	PERP2_USB3RP4
77 72 69 20	USB3 SD R2D C N			BD33	PETN2_USB3TN4
77 72 69 20	USB3 SD R2D C P			BB33	PETP2_USB3TP4
77 34	PCIE AP D2R N			AW33	PERN3
77 34	PCIE AP D2R P			AY33	PERP3
77 34	PCIE AP R2D C N			BE34	PETN3
77 34	PCIE AP R2D C P			BC34	PETP3
77 37	PCIE CAMERA D2R N			AT33	PERN4
77 37	PCIE CAMERA D2R P			AR33	PERP4
77 37	PCIE CAMERA R2D C N			BE36	PETN4
77 37	PCIE CAMERA R2D C P			BC36	PETP4
71	NC PCIE SSD D2RN<0>			AW36	PERN5
71	NC PCIE SSD D2RP<0>			AV36	PERP5
71	NC PCIE SSD R2D CN<0>			BD37	PETN5
71	NC PCIE SSD R2D CP<0>			BB37	PETP5
71	NC PCIE SSD D2RN<1>			AY38	PERN6
71	NC PCIE SSD D2RP<1>			AW38	PERP6
71	NC PCIE SSD R2D CN<1>			BC38	PETN6
71	NC PCIE SSD R2D CP<1>			BE38	PETP6
71	NC PCIE SSD D2RN<2>			AT40	PERN7
71	NC PCIE SSD D2RP<2>			AT39	PERP7
71	NC PCIE SSD R2D CN<2>			BE40	PETN7
71	NC PCIE SSD R2D CP<2>			BC40	PETP7
71	NC PCIE SSD D2RN<3>			AN38	PERN8
71	NC PCIE SSD D2RP<3>			AN39	PERP8
71	NC PCIE SSD R2D CN<3>			BD42	PETN8
71	NC PCIE SSD R2D CP<3>			BD41	PETP8


OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (9 OF 11)

Pin	Label	Value	Footprint	Pin	Label
B37	USB EXTRA N			B37	USB EXTRA N
D37	USB EXTRA P			D37	USB EXTRA P
A38	NC USB EXTCN			A38	NC USB EXTCN
C38	NC USB EXTCP			C38	NC USB EXTCP
A36	NC USB SDN			A36	NC USB SDN
C36	NC USB SDP			C36	NC USB SDP
A34	NC USB WLANN			A34	NC USB WLANN
C34	NC USB WLANP			C34	NC USB WLANP
B33	NC USB 4N			B33	NC USB 4N
D33	NC USB 4P			D33	NC USB 4P
F31	NC USB PSOCN			F31	NC USB PSOCN
G31	NC USB PSOCP			G31	NC USB PSOCP
K31	NC USB 6N			K31	NC USB 6N
L31	NC USB 6P			L31	NC USB 6P
G29	NC USB 7N			G29	NC USB 7N
H29	NC USB 7P			H29	NC USB 7P
A32	USB EXTB N			A32	USB EXTB N
C32	USB EXTB P			C32	USB EXTB P
A30	NC USB EXTDN			A30	NC USB EXTDN
C30	NC USB EXTDP			C30	NC USB EXTDP
B29	TP USB CAMERAN			B29	TP USB CAMERAN
D29	TP USB CAMERAP			D29	TP USB CAMERAP
A28	USB BT N			A28	USB BT N
C28	USB BT P			C28	USB BT P
G26	NC USB IRN			G26	NC USB IRN
F26	NC USB IRP			F26	NC USB IRP
F24	USB TPAD N			F24	USB TPAD N
G24	USB TPAD P			G24	USB TPAD P
AR26	USB3 EXTA D2R N			AR26	USB3 EXTA D2R N
AP26	USB3 EXTA D2R P			AP26	USB3 EXTA D2R P
BE24	USB3 EXTA R2D C N			BE24	USB3 EXTA R2D C N
BD23	USB3 EXTA R2D C P			BD23	USB3 EXTA R2D C P
AW26	USB3 EXTB D2R N			AW26	USB3 EXTB D2R N
AV26	USB3 EXTB D2R P			AV26	USB3 EXTB D2R P
BD25	USB3 EXTB R2D C N			BD25	USB3 EXTB R2D C N
BC24	USB3 EXTB R2D C P			BC24	USB3 EXTB R2D C P
AW29	NC USB3 EXTC D2RN			AW29	NC USB3 EXTC D2RN
AV29	NC USB3 EXTC D2RP			AV29	NC USB3 EXTC D2RP
BE26	NC USB3 EXTC R2D CN			BE26	NC USB3 EXTC R2D CN
BC26	NC USB3 EXTC R2D CP			BC26	NC USB3 EXTC R2D CP
AR29	NC USB3 EXTD D2RN			AR29	NC USB3 EXTD D2RN
AP29	NC USB3 EXTD D2RP			AP29	NC USB3 EXTD D2RP
BD27	NC USB3 EXTD R2D CN			BD27	NC USB3 EXTD R2D CN
BE28	NC USB3 EXTD R2D CP			BE28	NC USB3 EXTD R2D CP
K24	PCH USB RBIAS			K24	PCH USB RBIAS
M3	XDP DA0 USB EXTRA OC L			M3	XDP DA0 USB EXTRA OC L
L33	XDP DA1 USB EXTC OC L			L33	XDP DA1 USB EXTC OC L
U2	XDP DA2 SSD PWR EN			U2	XDP DA2 SSD PWR EN
F1	XDP DA3 CAMERA PWR EN			F1	XDP DA3 CAMERA PWR EN
M3	XDP DB0 USB EXTB OC L			M3	XDP DB0 USB EXTB OC L
T1	XDP DB1 USB EXTD OC L			T1	XDP DB1 USB EXTD OC L
N2	XDP DB2 SD PWR EN			N2	XDP DB2 SD PWR EN
M1	XDP DB3 SDCONN STATE CHANGE L			M1	XDP DB3 SDCONN STATE CHANGE L

- USB Port Assignments:**
- Ext A (LS/FS/HS)
 - Ext C (LS/FS/HS)
 - Reserved: SD (HS)
 - Reserved: WiFi (HS)
 - Unused
 - Reserved: PSOC (Legacy Trackpad)
 - Unused
 - Unused
 - Ext B (LS/FS/HS)
 - Ext D (LS/FS/HS)
 - Reserved: Camera
 - BT
 - IR
 - Trackpad

- USB3 Port Assignments:**
- Ext A (SS)
 - Ext B (SS)
 - Ext C (SS)
 - Ext D (SS)



OMIT_TABLE



U1100 LYNXPPOINT MOBILE FCBGA (3 OF 11)

Ref	Part	Value	Footprint	Pin	Label
77 41	LPC AD<0>	R1340	33 1 1/2	A20	LAD0 (IPU)
77 41	LPC AD<1>	R1341	33 1 1/2	C20	LAD1 (IPU)
77 41	LPC AD<2>	R1342	33 1 1/2	A18	LAD2 (IPU)
77 41	LPC AD<3>	R1343	33 1 1/2	C18	LAD3 (IPU)
77 41	LPC FRAME L	R1344	33 1 1/2	B21	LFRAME*
77	NC LPC DREQ0 L			D21	LDRQ0* (IPU)
20 11	TBT PWR EN PCH			G20	LDRQ1*/GPIO23 (IPU-LDRQ1#?)
41 11	LPC SERIRQ			AL11	SERIRQ
77 50	SPI CLK R			AJ11	SPI_CLK
77 50	SPI CS0 R L			AJ7	SPI_CS0* (IPU)
77 50	TP SPI CS1 L			AL7	SPI_CS1* (IPU)
77 50	TP SPI CS2 L			AJ10	SPI_CS2* (IPU)
77 50	SPI MOSI R			AH1	SPI_MOSI (IPD)
77 50	SPI MISO			AH3	SPI_MISO (IPU)
77 50 11	SPI IO<2>			AJ4	SPI_IO2 (IPU)
77 50 11	SPI IO<3>			AJ2	SPI_IO3 (IPU)

OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (3 OF 11)

Pin	Label	Value	Footprint	Pin	Label
N7	PCH SMBALERT L			N7	PCH SMBALERT L
R10	SMBUS PCH CLK			R10	SMBUS PCH CLK
U11	SMBUS PCH DATA			U11	SMBUS PCH DATA
N8	PCH SML0ALERT L			N8	PCH SML0ALERT L
U8	SML PCH 0 CLK			U8	SML PCH 0 CLK
R7	SML PCH 0 DATA			R7	SML PCH 0 DATA
H6	PCH SML1ALERT L			H6	PCH SML1ALERT L
K6	SML PCH 1 CLK			K6	SML PCH 1 CLK
N11	SML PCH 1 DATA			N11	SML PCH 1 DATA
AF11	NC CLINK CLK			AF11	NC CLINK CLK
AF10	NC CLINK DATA			AF10	NC CLINK DATA
AF7	NC CLINK RESET L			AF7	NC CLINK RESET L
TP1	NC			TP1	NC
TP2	NC			TP2	NC
TP4	NC			TP4	NC
TP3	NC			TP3	NC
TD_IREF	PCH TD IREF			TD_IREF	PCH TD IREF



SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012


PAGE TITLE: PCH PCI-E/USB

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	13 OF 118		
SHEET	13 OF 82		

Pull-up/down on chipset support page (depends on TBT controller)
 Falcon Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
 Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES, MF, 1A MAX, 0.0 OHM, 5%, 0201, BLACK	R1456		BDW_SPRT




SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE: PCH GPIO/MISC/NCTF

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 14 OF 118
 SHEET: 14 OF 82




Current data from LPT EDS (doc #486708, Rev 1.0).

PAGE TITLE		SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH Power			DRAWING NUMBER	SIZE	
Apple Inc.			<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION	<E4LABEL>	
			BRANCH	<BRANCH>	
			PAGE	15 OF 118	
			SHEET	15 OF 82	



SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PCH Grounds			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	16 OF 118
		SHEET	16 OF 82



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PCH DECOUPLING

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 17 OF 118
 SHEET: 17 OF 82

Extra BPM Testpoints

- 75 6 XDP_BPM L<2> TP1802
- 75 6 XDP_BPM L<3> TP1803
- 75 6 XDP_BPM L<4> TP1804
- 75 6 XDP_BPM L<5> TP1805
- 75 6 XDP_BPM L<6> TP1806
- 75 6 XDP_BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP




PCH/XDP Signals		Non-XDP Signals	
XDP DA0 USB EXTA OC L	R1890 SHORT 1 2	USB EXTA OC L	18
XDP DA2 SSD PWR EN	R1895 SHORT 1 2	SSD PWR EN	13 46
XDP DA3 CAMERA PWR EN	R1893 SHORT 1 2	CAMERA PWR EN	70 67 66 63 62 59 58 49 32 31
XDP DB0 USB EXTB OC L	R1894 SHORT 1 2	USB EXTB OC L	43
XDP DB2 SD PWR EN	R1896 SHORT 1 2	SD PWR EN	13 69 72
XDP DB3 SDCONN STATE CHANGE L	R1897 SHORT 1 2	SDCONN STATE CHANGE L	20
XDP DC0 DP AUXCH ISOL L	R1872 SHORT 1 2	DP AUXCH ISOL L	11
XDP DC1 SATARDVR EN	MAKE_BASE=TRUE	XDP DC1 SATARDVR EN	11 18
XDP DC2 ODD PWR EN L	MAKE_BASE=TRUE	XDP DC2 ODD PWR EN L	14 18
XDP DC3 JTAG ISP TCK	R1875 SHORT 1 2	JTAG ISP TCK	14 20
XDP DD0 SSD PCIE SEL L	R1876 SHORT 1 2	SSD PCIE SEL L	10
XDP DD1 MLB RAMCFG1	MAKE_BASE=TRUE	XDP DD1 MLB RAMCFG1	14 18 20
XDP DD2 ENETSD CLKREQ L	MAKE_BASE=TRUE	XDP DD2 ENETSD CLKREQ	11 18
XDP DD3 AP_CLKREQ L	R1879 SHORT 1 2	AP_CLKREQ L	11 34

PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).


- Unused PCH/XDP Signals**
- XDP DA1 USB EXTC OC L TP1810
 - XDP DB1 USB EXTD OC L TP1811
 - XDP FC0 HDD PWR EN TP1812
 - XDP FC1 GPU GOOD TP1813

CPU JTAG Isolation




SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	18 OF 118
		SHEET	18 OF 82

PCH Reset Button




PCH PWROK Generation




NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.

VCCST (1.05V S0) PWRGD




PCH 33MHz Clocks



System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




PAGE TITLE		SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
Chipset Support				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				REVISION	<E4LABEL>
				BRANCH	<BRANCH>
				PAGE	19 OF 118
				SHEET	19 OF 82

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap


Must pull signal correctly even if always USB or PCIe



LCD HPD Inverter




HDMI HPD pull-down




Falcon Ridge Support

RR output is open-drain, no isolation necessary




Falcon Ridge JTAG Isolation


TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




Platform Reset Connections



RAM Configuration Straps




GPIO Glitch Prevention



GS3 Connector Support

DEVSLP not supported on LPT-H



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1
to	2	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	1	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=CLEAN X305G		SYNC DATE=07/01/2016	
PAGE TITLE			
CPU Memory S3 Support			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	21 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	21 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.70mV per step



NOTE: CPU has single output for VREFCA.
 Connected to 4 DRAMs.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)
Margin target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.972V - 1.714V (+/- 371mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider




SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 118
 SHEET: 22 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 23 OF 118
 SHEET: 23 OF 82



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)

SYNC MASTER=J15 MLB
 SYNC DATE=10/31/2012
DDR3 SDRAM Bank A (2 OF 2)
 Apple Inc.
 DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 24 OF 118
 SHEET: 24 OF 82
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4. ALL RIGHTS RESERVED






SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 25 OF 118
 SHEET: 25 OF 82



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 26 OF 118

SHEET: 26 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I WILL MAINTAIN THIS DOCUMENT IN CONFIDENCE I WILL NOT REPRODUCE OR COPY IT I WILL NOT REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

C

B



A

D


C

B


A



MEM Clock Termination
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
DDR3 Termination			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	27 OF 118
		SHEET	27 OF 82



SNK0 AC Coupling

75 71 5	DP TBTSNK0 ML C P<0>	C2820	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML P<0>	E14	DPSNK0_3_P
75 71 5	DP TBTSNK0 ML C N<0>	C2821	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML N<0>	D13	DPSNK0_3_N
75 71 5	DP TBTSNK0 ML C P<1>	C2822	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML P<1>	E16	DPSNK0_2_P
75 71 5	DP TBTSNK0 ML C N<1>	C2823	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML N<1>	D15	DPSNK0_2_N
75 71 5	DP TBTSNK0 ML C P<2>	C2824	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML P<2>	E18	DPSNK0_1_P
75 71 5	DP TBTSNK0 ML C N<2>	C2825	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML N<2>	D17	DPSNK0_1_N
75 71 5	DP TBTSNK0 ML C P<3>	C2826	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML P<3>	E20	DPSNK0_0_P
75 71 5	DP TBTSNK0 ML C N<3>	C2827	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 ML N<3>	D19	DPSNK0_0_N
75 71 12	DP TBTSNK0 AUXCH C P	C2828	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 AUXCH P	G4	DPSNK0_AUX_P
75 71 12	DP TBTSNK0 AUXCH C N	C2829	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK0 AUXCH N	G2	DPSNK0_AUX_N

SNK1 AC Coupling

75 71 5	DP TBTSNK1 ML C P<0>	C2830	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML P<0>	E6	DPSNK1_3_P
75 71 5	DP TBTSNK1 ML C N<0>	C2831	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML N<0>	D5	DPSNK1_3_N
75 71 5	DP TBTSNK1 ML C P<1>	C2832	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML P<1>	E8	DPSNK1_2_P
75 71 5	DP TBTSNK1 ML C N<1>	C2833	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML N<1>	D7	DPSNK1_2_N
75 71 5	DP TBTSNK1 ML C P<2>	C2834	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML P<2>	E10	DPSNK1_1_P
75 71 5	DP TBTSNK1 ML C N<2>	C2835	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML N<2>	D9	DPSNK1_1_N
75 71 5	DP TBTSNK1 ML C P<3>	C2836	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML P<3>	E12	DPSNK1_0_P
75 71 5	DP TBTSNK1 ML C N<3>	C2837	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 ML N<3>	D11	DPSNK1_0_N
75 71 12	DP TBTSNK1 AUXCH C P	C2838	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 AUXCH P	H3	DPSNK1_AUX_P
75 71 12	DP TBTSNK1 AUXCH C N	C2839	0.1UF	10% 16V X5R-CERM 0201	DP TBTSNK1 AUXCH N	H1	DPSNK1_AUX_N

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LISTX
7 - PCIE_RST_3_N	15 - PB_LSRX


SYNC MASTER=T29 RR SYNC DATE=01/14/2013

Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH NUM>
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	28 OF 118
SHEET	28 OF 82



Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max

Max Current = 4A (85C)

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
PAGE TITLE Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Thunderbolt 15V Boost Regulator




BATLOW# Isolation



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
Thunderbolt Mobile Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.





For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V



470k R's for ESD protection on AC-coupled signals.

Thunderbolt Connector A

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector A


Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 32 OF 118
SHEET: 31 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector B




SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector B

Apple Inc.


DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 33 OF 118
SHEET: 32 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




DDC Crossbar


Only necessary on dual-port hosts.
 On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
 NEVER SEND AUXCH THROUGH CROSSBAR!



Second TBT Port HV Boost Enable



SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 118
		SHEET	33 OF 82




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 0OHM, 0201	L3570,L3571,L3573,L3574		

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max



Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ
@ 2.5V	19 mOhm Max

NOTE: Stuff non-zero value for R3557 to see which end is driving low

SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2015	
PAGE TITLE			
X87 CONNECTOR		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	35 OF 118
		SHEET	34 OF 82





SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		<BRANCH>	
		PAGE	37 OF 118
		SHEET	35 OF 82



77 13	PCIE CAMERA R2D C P	C4033	1	2	PCIE CAMERA R2D P	0.1UF	10%	16V	X5R-CERM	0201	36	77
77 13	PCIE CAMERA R2D C N	C4032	1	2	PCIE CAMERA R2D N	0.1UF	10%	16V	X5R-CERM	0201	36	77
77 16	PCIE CAMERA D2R C P	C4031	1	2	PCIE CAMERA D2R P	0.1UF	10%	16V	X5R-CERM	0201	13	77
77 16	PCIE CAMERA D2R C N	C4030	1	2	PCIE CAMERA D2R N	0.1UF	10%	16V	X5R-CERM	0201	13	77
77 11	PCIE CLK100M CAMERA P	C4061	1	2	PCIE CLK100M CAMERA C P	0.1UF	10%	16V	X5R-CERM	0201	36	77
77 11	PCIE CLK100M CAMERA N	C4062	1	2	PCIE CLK100M CAMERA C N	0.1UF	10%	16V	X5R-CERM	0201	36	77

remove DRAM SPD Straps

CAMERA SENSOR



DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

Camera 2 of 2


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
40 OF 118	
SHEET	
37 OF 82	

USB Port Power Switch


Left USB Port A




SYNC MASTER=J15_MLB		SYNC DATE=10/31/2012	
USB 3.0 CONNECTORS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	46 OF 118
		SHEET	38 OF 82




SYNCH MASTER=CLEAN X305.PEG		SYNCH DATE=02/18/2011	
PAGE TITLE			
KEYBOARD/TRACKPAD (1 OF 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	<BRANCH>
II NOT TO REPRODUCE OR COPY IT		48 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		39 OF 82	



Keyboard Backlight Connector




X249 BOOST UVP TRIP




Trip set at 13.5V (divider set for 1.45V)

X249 Boost Voltage Sense



SYNC MASTER=CLEAN X305		SYNC DATE=05/30/2014	
PAGE TITLE			
KEYBOARD/TRACKPAD (2 OF 2)			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE		
	49 OF 118		
	SHEET		
	40 OF 82		



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

Pin	Signal	Pin	Signal	Pin	Signal
77 11	LPC AD<0>	B13	LPC0AD0	AIN0	E2 SMC CPUPKG VSENSE
77 11	LPC AD<1>	A13	LPC0AD1	AIN1	E1 SMC CPUPKG ISENSE
77 11	LPC AD<2>	C12	LPC0AD2	AIN2	F2 SMC TPAD ISENSE
77 11	LPC AD<3>	D11	LPC0AD3	AIN3	F1 SMC DCIN VSENSE
77 11	LPC CLK33M SMC	H12	LPC0CLK	AIN4	B3 SMC DCIN ISENSE
77 11	LPC FRAME L	D12	LPC0FRAME*	AIN5	A3 SMC PBUS VSENSE
20	SMC LRESET L	C13	LPC0RESET*	AIN6	B4 SMC SSD ISENSE
20	LPC SERIRQ	H13	LPC0SERIRQ	AIN7	A4 SMC CHGR BMON ISENSE
20	PM CLRUN L	G11	LPC0CLRUN*	AIN8	B5 SMC CPU HI ISENSE
20	LPC PWRDN L	F13	LPC0PD*	AIN9	A5 SMC OTHER3V3 HI ISENSE
20	SMC RUNTIME SCI L	F12	LPC0SCI*	AIN10	B6 SMC P1V35MEM ISENSE
14	SMC WAKE SCI L	B12	PK5	AIN11	A6 SMC CPUDDR ISENSE
81 72 71 68 48 44 39	SMBUS SMC 0 S0 SCL	E10	T2C0SCL	AIN12	C1 SMC LCDPANEL ISENSE
81 72 71 68 48 44 39	SMBUS SMC 0 S0 SDA	D13	T2C0SDA	AIN13	C2 SMC OTHER5V HI ISENSE
81 48	SMBUS SMC 1 S0 SCL	M4	T2C1SCL	AIN14	B1 SMC CPU IMON ISENSE
81 48	SMBUS SMC 1 S0 SDA	N2	T2C1SDA	AIN15	B2 NC SMC ADC15
81 72 44 39	SMBUS SMC 2 S3 SCL	N8	T2C2SCL	AIN16	G2 NC SMC ADC16
81 72 44 39	SMBUS SMC 2 S3 SDA	M8	T2C2SDA	AIN17	G1 SMC LCDBKLT ISENSE
81 48	NC SMBUS SMC 3 SCL	L8	T2C3SCL	AIN18	H1 NC SMC ADC18
81 48	NC SMBUS SMC 3 SDA	K8	T2C3SDA	AIN19	H2 SMC PCH CORE ISENSE
48	NC SMBUS SMC 4 ASF SCL	N7	T2C4SCL	AIN20	B7 SMC S2 ISENSE
48	NC SMBUS SMC 4 ASF SDA	M7	T2C4SDA	AIN21	A7 SMC TPAD VSENSE
81 72 57 56 44	SMBUS SMC 5 G3 SCL	N4	T2C5SCL	AIN22	B8 SMC X87 ISENSE
81 72 57 56 44	SMBUS SMC 5 G3 SDA	N3	T2C5SDA	AIN23	A8 SMC TBT ISENSE
48	SMC FAN 0 CTL	H11	PM6/FAN0PWM0	C0	K2 CPU PROCHOT L
48	SMC FAN 0 TACH	L13	PM7/FAN0TACH0	C0+	K1 SMC VCCIO CPU DIV2
48	SMC FAN 1 CTL	C11	PM6/FAN0PWM1	L2	L2 SMC S5 PWRGD VIN
48	SMC FAN 1 TACH	A12	PM7/FAN0TACH1	L1	L1 SPI DESCRIPTOR OVERRIDE L
48	SMC TOPBLK SWP L	G3	PM2/FAN0PWM2	C5	C5 CPU CATERR L
48	TP SMC MPM5 LED CHG	D10	PM3/FAN0TACH2	D5	D5 CPU THRMTRIP 3V3
63	SMC SYS KBDLED	L11	PM4/FAN0PWM3	M2	M2 SMC PM G2 EN
63	SMC ACTUATOR DISABLE L	N12	PM5/FAN0TACH3	M3	M3 PM DSW PWRGD
63	NC SYS TDM ONEWIRE	N11	PM6/FAN0PWM4	L4	L4 SMC DELAYED PWRGD
63	SYS ONEWIRE	M11	PM7/FAN0TACH4	N1	N1 SMC PROCHOT
63	NC HISIDE ISENSE OC	J4	PM2/FAN0PWM5	F11	F11 SMC DEBUGPRT RX L
63	SMC PCH SUSACK L	J2	PM3/FAN0TACH5	E11	E11 SMC DEBUGPRT TX L
48	CPU PECI R	C4	PECI0RX	F4	F4 NC SMC SYS LED
48	SMC PECI L	C6	PECI0TX	F3	F3 NC SYS GFX THROTTLE L
48	SMC BIL BUTTON L	M13	PP0/IRQ116	M9	M9 SPI SMC MISO
48	SMC DP HPD L	L12	PP1/IRQ117	N9	N9 SPI SMC MOSI
72 43 39	SMC PME S4 WAKE L	M5	PP2/IRQ118	L10	L10 SPI SMC CLK
43 42 28 20	SMC PME S4 DARK L	J12	PP3/IRQ119	K10	K10 SPI SMC CS L
67 48	SMC S4 WAKESRC EN	J13	PP4/IRQ120	L9	L9 S5 PWRGD
72 39	SMC ACTUATOR EN L	NC	PP5/IRQ121	K9	K9 PM PCH SYS PWROK
72 43 42 39	SMC LID	D8	PP6/IRQ122	K7	K7 SMC DEBUGPRT EN L
48	SMC PCH SUSWARN L	D4	PP0/IRQ124	L7	L7 NC SYS GFX OVERTEMP
48	SMS INT L	E4	PQ1/IRQ125	K3	K3 ALL SYS PWRGD
57 56 43 40	SMC BC ACOK	F5	PQ2/IRQ126	K4	K4 SMC THRMTRIP
72 67 21	G3 POWERON L	N5	PQ3/IRQ127	J3	J3 PM PWRBTN L
72 67 21	PM SLP S3 L	N6	PQ4/IRQ128	H4	H4 PM SYSRST L
67 12	PM SLP S4 L	K5	PQ5/IRQ129	H3	H3 NC MEM EVENT L
67 12	PM SLP S5 L	M6	PQ6/IRQ130	G4	G4 SMC ADAPTER EN
72 42 39	SMC ONOFF L	L6	PQ7/IRQ131	C9	C9 SMC OOB1 D2R L
48	SMC RX L	L3	U0RX	B9	B9 SMC OOB1 R2D L
48	SMC TX L	M1	U0TX	A9	A9 NC IR RX OUT RC
38	SMC PWRFAIL WARN L	E13	USB0DM	C8	C8 SMC TPAD BOOST DISABLE L
67 34	PM WLAN EN	E12	USB0DP	H10	H10 PM BATLOW L

NOTE: SMC Interrupt can be active high or low, rename net accordingly. If SMC interrupt is not used, pull up to SMC rail.

SYNC MASTER=CLEAN X305 SYNC DATE=01/15/2014

Apple Inc.

SMC

DRAWING NUMBER: <SCH_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 50 OF 118 SHEET: 41 OF 82

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

SMC12 PECEI SUPPORT



Pin	Signal Name	Value	Notes
43	SMC PME S4 DARK L	R5169 100K	
72	SMC ONOFF L	R5170 10K	
41	G3 POWERON L	R5172 10K	
72	SMC LID	R5171 100K	
41	SMC TX L	R5173 10K	
41	SMC RX L	R5174 100K	
76	SMC DEBUGPRT TX L	R5175 20K	
76	SMC DEBUGPRT RX L	R5176 20K	
72	SMC TMS	R5177 10K	
76	SMC TDO	R5178 10K	
41	SMC TDI	R5179 10K	
72	SMC TCK	R5180 10K	
41	SMC BIL BUTTON L	R5181 10K	
57	SMC BC ACOK	R5187 470K	
41	SMC S5 PWRGD VIN	R5192 100K	
41	SMC INT L	R5193 10K	
42	CPU THRMTRIP 3V3	R5194 100K	
41	SPI DESCRIPTOR OVERRIDE L	R5195 10K	
42	SMC THRMTRIP	R5186 10K	
41	SMC DELAYED PWRGD	R5191 100K	
67	SMC PM G2 EN	R5198 100K	
41	SMC ADAPTER EN	R5185 10K	
67	SMC S4 WAKESRC EN	R5190 100K	
72	WIFI EVENT L	R5189 10K	

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

SMC Shared Support

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 51 OF 118
 SHEET: 42 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

C


B

A

57 56 43 42 41 SMC BC ACOK == SMC BC ACOK 41 42 43 56 57
 MAKE_BASE=TRUE
 43 41 NC HISIDE ISENSE OC == NC HISIDE ISENSE OC 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 46 43 41 SMC CPUPKG VSENSE == SMC CPUPKG VSENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC CPUPKG ISENSE == SMC CPUPKG ISENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC TPAD ISENSE == SMC TPAD ISENSE 41 43 46
 MAKE_BASE=TRUE
 45 43 41 SMC DCIN VSENSE == SMC DCIN VSENSE 41 43 45
 MAKE_BASE=TRUE
 45 43 41 SMC DCIN ISENSE == SMC DCIN ISENSE 41 43 45
 MAKE_BASE=TRUE
 45 43 41 SMC PBUS VSENSE == SMC PBUS VSENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC SSD ISENSE == SMC SSD ISENSE 41 43 46
 MAKE_BASE=TRUE
 45 43 41 SMC CHGR BMON ISENSE == SMC CHGR BMON ISENSE 41 43 45
 MAKE_BASE=TRUE
 45 43 41 SMC CPU HI ISENSE == SMC CPU HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 45 43 41 SMC OTHER3V3 HI ISENSE == SMC OTHER3V3 HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC P1V35MEM ISENSE == SMC P1V35MEM ISENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC CPUDDR ISENSE == SMC CPUDDR ISENSE 41 43 47
 MAKE_BASE=TRUE
 47 43 41 SMC LCDPANEL ISENSE == SMC LCDPANEL ISENSE 41 43 47
 MAKE_BASE=TRUE
 45 43 41 SMC OTHER5V HI ISENSE == SMC OTHER5V HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC CPU IMON ISENSE == SMC CPU IMON ISENSE 41 43 46
 MAKE_BASE=TRUE
 43 41 NC SMC ADC15 == NC SMC ADC15 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SMC ADC16 == NC SMC ADC16 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 47 43 41 SMC LCDBKLT ISENSE == SMC LCDBKLT ISENSE 41 43 47
 MAKE_BASE=TRUE
 43 41 NC SMC ADC18 == NC SMC ADC18 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 46 43 41 SMC PCH CORE ISENSE == SMC PCH CORE ISENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC S2 ISENSE == SMC S2 ISENSE 41 43 47
 MAKE_BASE=TRUE
 46 43 41 SMC TPAD VSENSE == SMC TPAD VSENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC X87 ISENSE == SMC X87 ISENSE 41 43 47
 MAKE_BASE=TRUE
 46 43 41 SMC TBT ISENSE == SMC TBT ISENSE 41 43 46
 MAKE_BASE=TRUE
 43 41 NC SMBUS SMC 4 ASF SCL == NC SMBUS SMC 4 ASF SCL 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SMBUS SMC 4 ASF SDA == NC SMBUS SMC 4 ASF SDA 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 81 43 41 NC SMBUS SMC 3 SCL == NC SMBUS SMC 3 SCL 41 43 81
 MAKE_BASE=TRUE NO_TEST=TRUE
 81 43 41 NC SMBUS SMC 3 SDA == NC SMBUS SMC 3 SDA 41 43 81
 MAKE_BASE=TRUE NO_TEST=TRUE
 65 43 41 SMC TPAD BOOST DISABLE == SMC TPAD BOOST DISABLE L 41 43 65
 MAKE_BASE=TRUE
 43 42 41 28 20 SMC PME S4 DARK L == SMC PME S4 DARK L 20 28 41 42 43
 MAKE_BASE=TRUE





43 41 NC SMC SYS LED == NC SMC SYS LED 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC MEM EVENT L == NC MEM EVENT L 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC IR RX OUT RC == NC IR RX OUT RC 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS TDM ONEWIRE == NC SYS TDM ONEWIRE 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS GFX THROTTLE L == NC SYS GFX THROTTLE L 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS GFX OVERTEMP == NC SYS GFX OVERTEMP 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE

Spare S4 IRQ



Hall Effect pads

APN: 998-3029
 OMIT_TABLE
 J5250
 HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	

SMC Project Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 52 OF 118
 SHEET: 43 OF 82




SYNC_MASTER=CHANG J45		SYNC_DATE=11/26/2012	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	53 OF 118
		SHEET	44 OF 82


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter



CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
High Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


SSD CURRENT SENSE

Sense Resistor 0.005 Ohm
EDP CURRENT: 5A




TBT Router CURRENT SENSE

SENSE RESISTOR 0.010 OHM
EDP CURRENT: 0.94 A




TRACK PAD VOLTAGE SENSE

VTPC
SMC_ADC21




CPU Load Side (IMON) Current Sensor

IC2C
SMC_ADC14




TRACKPAD CURRENT SENSE

ITPC
SMC_AD2




CPU PKG Load Side Current Sense / Filter




DDR3L 1.35V DRAM ONLY CURRENT SENSE / FILTER

IMOC
SMC_ADC10




CPU Vcore Voltage Sense / Filter

VC0C
SMC_ADC0




PCH CORE CURRENT SENSE

IC1C
SMC_ADC19



SYNC MASTER=CLEAN X305.PEG		SYNC DATE=02/18/2015	
Load Side Voltage and Current Sensing			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	55 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	46 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RES,MTL FILM,100K,5.1/20W,0201,SMD,LF	C5601,C5631,C5600,C5681,C5671		SENSOR_NONPROD:N


SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014
 PAGE TITLE **Debug Sensors**
 Apple Inc.
 DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 56 OF 118
 SHEET 47 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY




X87 PROXIMITY




PAGE TITLE		SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
Thermal Sensors					
Apple Inc.		DRAWING NUMBER	SIZE		
		<SCH_NUM>	D		
		REVISION	<E4LABEL>		
		BRANCH	<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
		PAGE	58 OF 118		
		SHEET	48 OF 82		

Left Fan




Right Fan



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
Fan Connectors			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	60 OF 118
		SHEET	49 OF 82

SPI ROM


Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector




SPI Bus Series Termination




OVER/UNDER-SHOOT WAS OBSERVED ON IO2 AND IO3. OHOM WERE ADDED FOR R6118&R6119 AS PLACEHOLDER. FINAL VALUE NEEDS TO BE TUNED.

PAGE TITLE		SYNC MASTER=CLEAN_X305_PEG		SYNC DATE=02/18/2014	
SPI Debug Connector					
Apple Inc.		DRAWING NUMBER	<SCH_NUM>	SIZE	D
		REVISION	<E4LABEL>		
		BRANCH	<BRANCH>		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
				PAGE	61 OF 118
				SHEET	50 OF 82

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080





4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456







SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
AUDIO:CODEC, ANALOG			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	62 OF 118
		SHEET	51 OF 82

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080






SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE AUDIO:CODEC, DIGITAL			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 118		SHEET 52 OF 82	

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	64 OF 118
		SHEET	53 OF 82



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
AUDIO: JACK			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	65 OF 118
		SHEET	54 OF 82

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2	INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3	INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4	OUTPUT	HIGH = DFETs OPEN

2-MIC CONNECTOR
APN: 518S0769




SPEAKER CONNECTOR
HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM


APN: 514-0875

J6600
AUDIO-SPDIF-J44
F-RT-TH



SYNC MASTER=CLEAN X305		SYNC DATE=06/24/2014	
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	66 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack



1-Wire OverVoltage Protection
 The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.


Input impedance of 22.1k meets sparkiteecture requirements for D2 design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1k can be properly detected.


When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg

APN: 353S3733
3.425V "G3Hot" Supply
 Supply needs to guarantee 3.31V delivered to SMC Vref generator


PAGE TITLE		SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
DC-In & Battery Connectors				DRAWING NUMBER	SIZE
Apple Inc.				<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:				REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				PAGE	70 OF 118
II NOT TO REPRODUCE OR COPY IT				SHEET	56 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
PBus Supply & Battery Charger			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		71 OF 118	
SHEET		57 OF 82	



SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/24/2014	
CPU VR12.5 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Additional Input Bulk Caps


Vout = 1.85V max
 95A max output
 f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 118
III NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 82
IV ALL RIGHTS RESERVED			

DDR3L (1V35 S3) REGULATOR



SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
1.35V DDR3L SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: MIRROR C7581 and C7586


NOTE: MIRROR C7540 and C7541

NOTE: Change R7522 to XW7522 at PVT

NOTE: Change R7562 to XW7562 at PVT

SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	75 OF 118
		SHEET	61 OF 82

1V05 S0 REGULATOR




SYNC MASTER=CLEAN X305_PEG		SYNC DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	62 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PPVIN_S0_LCDBKLT (9-12.6V LCD Backlight Input)
 - =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
 - =PP5V_S0_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL,FILM,0 OHM,1A MAX,0402,SMD	R7723,R7724		BKLT:PROD




SYNC MASTER=CLEAN X305.PEG		SYNC DATE=02/19/2014	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	77 OF 118
		SHEET	63 OF 82

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 118
		SHEET	64 OF 82



BOOST CONTROL INPUTS (X249:BOOST BOM OPTION)

SYSTEM STATE	=X249_BOOST_EN (PM_SLP_S*_L)	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	X249_BOOST_MODE	BOOST OUTPUT	X249 POWER
G3H, S5	0 V	X	X	0 V	0 V (OFF)	0 V
S4, S3, S0	0 V	Hi-Z	Hi-Z	0 V	0 V (OFF)	PBUS
S4, S3, S0	3.3 V	Hi-Z	Hi-Z	1.8 V	28 V (BOOST)	28 V
S4, S3, S0	X	0 V	X	0 V	0 V (OFF)	0 V
S4, S3, S0	X	X	0 V	0 V	0 V (OFF)	0 V

PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	X249 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V


SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

X249 Boost Power Supply

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 79 OF 118
 SHEET: 65 OF 82



3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

5V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

1.35V S3/S0 FET

MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

3.3V S0 SSD FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

U8030

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

SYNC MASTER=CLEAN X305_PEG SYNC DATE=02/18/2014

Power FETs

Apple Inc.

Apple logo


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 118	SHEET	66 OF 82

Power State Debug LEDs
(For development only)


Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	0
Deep Sleep (dS4AC)	1	1	1	0	0	0
Deep Sleep (dS4)	0	1	1	0	0	0
Deep Sleep (dS5AC)	1	1	0	0	0	0
Deep Sleep (dS5)	0	1	0	0	0	0
Battery Off (G3HotAc)	toggle 3Hz	0	0	0	0	0
Battery Off (G3Hot)	1	0	0	0	0	0




Run (S0) X 1 1 1 1 1 1
 Sleep (S3AC) 1 1 1 1 1 1 0
 Sleep (S3) 0 1 1 1 1 1 0
 Deep Sleep (dS4AC) 1 1 1 0 0 0 0
 Deep Sleep (dS4) 0 1 1 0 0 0 0
 Deep Sleep (dS5AC) 1 1 0 0 0 0 0
 Deep Sleep (dS5) 0 1 0 0 0 0 0
 Battery Off (G3HotAc) toggle 3Hz 0 0 0 0 0 0
 Battery Off (G3Hot) 1 0 0 0 0 0 0

3.3V SUS Enable




3.3V SUS Detect




S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V
 keep R8171 DDRCPU 1.35V only




WLAN Enable Generation


"WLAN" = ("S4" && "AP_PWR_EN" && ("AC" || "S0"))
 NOTE: S4 term is guaranteed by S4 pull-up on open-drain AP_PWR_EN signal.




1V5 S0 'PGOOD' Delay



CHGR VFRQ Generation



Unused PGOOD signals



SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

Power Control 1/ENABLE


Apple Inc.

DRAWING NUMBER: <SCH NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 81 OF 118
 SHEET: 67 OF 82

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

LCD PANEL INTERFACE (eDP)


CRITICAL
J8300
20525-130E-01
F-RT-SM



U8300


Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch
TCON 3V3 <30mA




U8310

Part	TPS22904
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max



LCD Panel HPD & AUX strapping




SYNC MASTER=CLEAN X305.PEG SYNC DATE=02/18/2014

eDP Display Connector


Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	83 OF 118	SHEET	68 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=CLEAN X305G		SYNC DATE=01/14/2014	
PAGE TITLE			
RIO Connectors		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	95 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	69 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN X305		SYNC DATE=05/30/2014	
Power Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	100 OF 118
		SHEET	70 OF 82

Display Aliases

72 71 68 12	EDP_IG_PANEL_PWR	==	EDP_IG_PANEL_PWR	12 68 71 72
72 71 63 12	EDP_IG_BKL_ON	==	EDP_IG_BKL_ON	12 63 71 72
71 63 12	EDP_IG_BKL_PWM	==	EDP_IG_BKL_PWM	12 63 71
75 68 5	DP_INT_ML_C_P<3..0>	==	TP_DP_IG_A_MLP<3..0>	
75 68 5	DP_INT_ML_C_N<3..0>	==	TP_DP_IG_A_MLN<3..0>	
75 71 68 5	DP_INT_AUXCH_C_P	==	DP_INT_AUXCH_C_P	5 68 71 75
75 71 68 5	DP_INT_AUXCH_C_N	==	DP_INT_AUXCH_C_N	5 68 71 75
71 28 12	DP_TBTSNK0_HPD	==	DP_TBTSNK0_HPD	12 28 71
75 28 5	DP_TBTSNK0_ML_C_P<3..0>	==	TP_DP_IG_B_MLP<3..0>	
75 28 5	DP_TBTSNK0_ML_C_N<3..0>	==	TP_DP_IG_B_MLN<3..0>	
75 71 28 12	DP_TBTSNK0_AUXCH_C_P	==	DP_TBTSNK0_AUXCH_C_P	12 28 71 75
75 71 28 12	DP_TBTSNK0_AUXCH_C_N	==	DP_TBTSNK0_AUXCH_C_N	12 28 71 75
71 33 12	DP_TBTSNK0_DDC_DATA	==	DP_TBTSNK0_DDC_DATA	12 33 71
71 33 12	DP_TBTSNK0_DDC_CLK	==	DP_TBTSNK0_DDC_CLK	12 33 71
71 28 12	DP_TBTSNK1_HPD	==	DP_TBTSNK1_HPD	12 28 71
75 28 5	DP_TBTSNK1_ML_C_P<3..0>	==	TP_DP_IG_C_MLP<3..0>	
75 28 5	DP_TBTSNK1_ML_C_N<3..0>	==	TP_DP_IG_C_MLN<3..0>	
75 71 28 12	DP_TBTSNK1_AUXCH_C_P	==	DP_TBTSNK1_AUXCH_C_P	12 28 71 75
75 71 28 12	DP_TBTSNK1_AUXCH_C_N	==	DP_TBTSNK1_AUXCH_C_N	12 28 71 75
71 33 12	DP_TBTSNK1_DDC_DATA	==	DP_TBTSNK1_DDC_DATA	12 33 71
71 33 12	DP_TBTSNK1_DDC_CLK	==	DP_TBTSNK1_DDC_CLK	12 33 71
72 71 69 20 12	HDMI_HPD	==	HDMI_HPD	12 20 69 71 72
75 72 69	HDMI_DATA_P<0..2>	==	TP_DP_IG_D_MLP<2..0>	5
75 72 69	HDMI_DATA_N<0..2>	==	TP_DP_IG_D_MLN<2..0>	5
75 72 71 69 5	HDMI_CLK_P	==	HDMI_CLK_P	5 69 71 72 75
75 72 71 69 5	HDMI_CLK_N	==	HDMI_CLK_N	5 69 71 72 75
72 71 69 12	HDMI_DDC_CLK	==	HDMI_DDC_CLK	12 69 71 72
72 71 69 12	HDMI_DDC_DATA	==	HDMI_DDC_DATA	12 69 71 72



78 75 71 24 23 22	PP0V75_S3_MEM_VREFDQ_A	==	VOLTAGE MAKE_BASE 0.675V TRUE PP0V75_S3_MEM_VREFDQ_A	22 23 24 71 75 78
78 71 26 25 23	PP0V75_S3_MEM_VREFDQ_B	==	0.675V TRUE PP0V75_S3_MEM_VREFDQ_B	22 25 26 71 75
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==	0.675V TRUE PP0V75_S3_MEM_VREFCA	22 23 24 25 26 71 75 78
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==		
78 75 71 26 25 24 23 22	PP0V75_S3_MEM_VREFCA	==		

72 71 68 63	I2C_BKLT_SCL	==	I2C_BKLT_SCL	63 68 71 72
72 71 68 63	I2C_BKLT_SDA	==	I2C_BKLT_SDA	63 68 71 72
81 72 71 68 48 44 41 37	SMBUS_SMC_0_S0_SCL	==	SMBUS_SMC_0_S0_SCL	37 41 44 48 68 71 72 81
81 72 71 68 48 44 41 37	SMBUS_SMC_0_S0_SDA	==	SMBUS_SMC_0_S0_SDA	37 41 44 48 68 71 72 81

CPU signals

71 60 21	MEMVTT_EN	==	MEMVTT_EN	21 60 71
	MAKE_BASE=TRUE			

J9510 RIO FLEX CONN

77 72 71 69 44 18 13	SMBUS_PCH_DATA	==	SMBUS_PCH_DATA	13 18 44 69 71 72 77
77 72 71 69 44 18 13	SMBUS_PCH_CLK	==	SMBUS_PCH_CLK	13 18 44 69 71 72 77

SSD Signals Through PEG

75 35 5	PCIE_SSD_D2R_P<3..0>	==	PEG_D2R_P<3..0>	
75 35 5	PCIE_SSD_D2R_N<3..0>	==	PEG_D2R_N<3..0>	
75 35 5	PCIE_SSD_R2D_C_P<3..0>	==	PEG_R2D_C_P<3..0>	
75 35 5	PCIE_SSD_R2D_C_N<3..0>	==	PEG_R2D_C_N<3..0>	

Thunderbolt Signals Through PEG

75 28 5	PCIE_TBT_D2R_P<3..0>	==	PEG_D2R_P<11..8>	
75 28 5	PCIE_TBT_D2R_N<3..0>	==	PEG_D2R_N<11..8>	
75 28 5	PCIE_TBT_R2D_C_P<3..0>	==	PEG_R2D_C_P<11..8>	
75 28 5	PCIE_TBT_R2D_C_N<3..0>	==	PEG_R2D_C_N<11..8>	

Unused PEG Lanes


TP_PEG_D2RP<7..4>	==	PEG_D2R_P<7..4>	5
TP_PEG_D2RN<7..4>	==	PEG_D2R_N<7..4>	5
TP_PEG_R2D_CP<7..4>	==	PEG_R2D_C_P<7..4>	5
TP_PEG_R2D_CN<7..4>	==	PEG_R2D_C_N<7..4>	5
TP_PEG_D2RP<15..12>	==	PEG_D2R_P<15..12>	5
TP_PEG_D2RN<15..12>	==	PEG_D2R_N<15..12>	5
TP_PEG_R2D_CP<15..12>	==	PEG_R2D_C_P<15..12>	5
TP_PEG_R2D_CN<15..12>	==	PEG_R2D_C_N<15..12>	5

Unused PCH PCIE Lanes


NC_PCIE_SSD_D2RP<3..0>	==	PCIE_SSD_D2R_P<3..0>	
NC_PCIE_SSD_D2RN<3..0>	==	PCIE_SSD_D2R_N<3..0>	
NC_PCIE_SSD_R2D_CP<3..0>	==	PCIE_SSD_R2D_C_P<3..0>	
NC_PCIE_SSD_R2D_CN<3..0>	==	PCIE_SSD_R2D_C_N<3..0>	

Unused signals

BT_PWRST_L	
MEM_VDD_SEL_1V5_L	
FW_PWR_EN_PCH	
WOL_EN	
FW_PME_L	
DP_TBT_SEL	
ENET_MEDIA_SENSE_RDIV	
AUD_IPHS_SWITCH_EN_PCH	
AUD_IP_PERIPHERAL_DET	
AUD_I2C_INT_L	
TBT_GO2SX_BIDIR	
DPMUX_UC_IRO	
PEG_CLKREQ_L	
ENET_CLKREQ_L	
ENET_LOW_PWR_PCH	
HDMITBTMUX_SEL_TBT	
SDCONN_OC_L	
LPCPLUS_GPIO	



PP5V_S0



SYNC MASTER=J15_MLB SYNC DATE=10/31/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
102 OF 118	
SHEET	
71 OF 82	

Functional Test Points

FUNC_TEST J3501 - airport

TRUE	AP CLKREQ O L	34
TRUE	AP RESET CONN L	34
TRUE	PCIE AP D2R PI N	34 77
TRUE	PCIE AP D2R PI P	34 77
TRUE	PCIE AP R2D N	34 77
TRUE	PCIE AP R2D P	34 77
TRUE	PCIE CLK100M AP CONN N	34 77
TRUE	PCIE CLK100M AP CONN P	34 77
TRUE	PCIE WAKE L	12 34 36 77
TRUE	PP3V3 S3RS4 BT F	34
TRUE	PP3V3 WLAN	34 42
TRUE	USB BT CONN N	34 76
TRUE	USB BT CONN P	34 76
TRUE	WIFI EVENT L	34 41 42
TRUE	GND	4X

J4002 - Camera

TRUE	MIPI CLK CONN N	37 80
TRUE	MIPI CLK CONN P	37 80
TRUE	CAM SENSOR WAKE L CONN	37
TRUE	MIPI DATA CONN N	37 80
TRUE	MIPI DATA CONN P	37 80
TRUE	SMBUS SMC 0 S0 SDA	37 41 44 48 68 71 72 81
TRUE	SMBUS SMC 0 S0 SCL	37 41 44 48 68 71 72 81
TRUE	I2C CAM SCK	36 37
TRUE	I2C CAM SDA	36 37
TRUE	PP5V S3RS0 ALSCAM F	37
TRUE	GND	

J9500 - rio coax

TRUE	HDMI CLK N	5 69 71 75
TRUE	HDMI CLK P	5 69 71 75
TRUE	HDMI DATA N<0>	69 71 75
TRUE	HDMI DATA N<1>	69 71 75
TRUE	HDMI DATA N<2>	69 71 75
TRUE	HDMI DATA P<0>	69 71 75
TRUE	HDMI DATA P<1>	69 71 75
TRUE	HDMI DATA P<2>	69 71 75

TRUE	USB3 SD D2R N	13 20 69 77
TRUE	USB3 SD D2R P	13 20 69 77
TRUE	USB3 SD R2D C N	13 20 69 77
TRUE	USB3 SD R2D C P	13 20 69 77
TRUE	USB3 EXTB D2R N	13 69 76
TRUE	USB3 EXTB D2R P	13 69 76
TRUE	USB3 EXTB R2D N	69 76
TRUE	USB3 EXTB R2D P	69 76
TRUE	USB EXTB N	13 69 76
TRUE	USB EXTB P	13 69 76
TRUE	GND	19X

J9510 - rio flex

TRUE	SD PWR EN	13 18 69
TRUE	HDMI DDC CLK	12 69 71
TRUE	HDMI DDC DATA	12 69 71
TRUE	HDMI HPD	12 20 69 71
TRUE	SMBUS PCH CLK	13 18 44 69 71 77
TRUE	SMBUS PCH DATA	13 18 44 69 71 77
TRUE	PM SLP S3 BUF L	51 66 67 69
TRUE	PM SLP S4 L	12 21 34 38 41 67 69
TRUE	PP3V3 S3	3X ₁₁ 20 21 44 46 47 66 69 70
TRUE	PP3V3 S4	20 34 39 40 42 43 46 47 65 66
TRUE	PP5V S4	5X ₁₈ 39 51 61 66 67 68 69 70
TRUE	RIO SDCONN STATE CHANGE L	20 69
TRUE	USB EXTB OC L	18 69
TRUE	GND	10X

J5150 - hall effect

TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	SMC LID R	43
TRUE	GND	

J6050 - left fan

TRUE	FAN LT PWM	49
TRUE	FAN LT TACH	49
TRUE	PP5V S0	3X ₁₈ 39 37 49 58 59 62 63 66
TRUE	GND	5X

J6060 - right fan

TRUE	FAN RT PWM	49
TRUE	FAN RT TACH	49
TRUE	PP5V S0	3X ₁₈ 39 37 49 58 59 62 63 66
TRUE	GND	5X

FUNC_TEST J6100 - spi

TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	SMC RESET L	41 42 50 57
TRUE	SMC TCK	41 42 50
TRUE	SMC TMS	41 42 50
TRUE	SPIROM USE MLB	14 50
TRUE	SPI ALT CLK	50 77
TRUE	SPI ALT CS L	50 77
TRUE	SPI ALT IO0 MOSI	50 77
TRUE	SPI ALT IO1 MISO	50 77
TRUE	SPI ALT IO2 WP L	50 77
TRUE	SPI ALT IO1 HOLD L	50 77
TRUE	GND	2X

J4801 - ipd flex

TRUE	TPAD SPI INT L	39 71
TRUE	TPAD SPI CS L	39 71 77
TRUE	TPAD SPI MOSI	39 71 77
TRUE	TPAD SPI MISO	39 71 77
TRUE	TPAD SPI SCLK	39 71 77
TRUE	TPAD SPI BUS EN	39 71
TRUE	USB TPAD N	13 39 76
TRUE	USB TPAD P	13 39 76
TRUE	IOXP2 INT L	39
TRUE	I2C IOXP SCL	39
TRUE	I2C IOXP SDA	39
TRUE	SMC PME S4 WAKE L	34 39 41 43
TRUE	TPAD ACTUATOR THRMTRIP L	39 65
TRUE	TPAD VBUS EN	39
TRUE	SMBUS SMC 2 S3 SCL	39 41 44 81
TRUE	SMBUS SMC 2 S3 SDA	39 41 44 81
TRUE	SMC LID	39 41 42 43
TRUE	SMC ACTUATOR EN L	39 41
TRUE	PPVIN S4 TPAD	4X ₃₉ 46 70
TRUE	GND ACTUATOR	4X ₃₉
TRUE	PP3V3 S4	89 88 89 88 43 46 47 65 66
TRUE	PP5V S4	38 39 51 61 66 67 68 69 70 72
TRUE	GND	2X

J4813 - keyboard

TRUE	PP3V3 S4	20 34 39 40 42 43 46 47 65 66
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	WS CONTROL KBD	39
TRUE	WS KBD1	39
TRUE	WS KBD10	39
TRUE	WS KBD11	39
TRUE	WS KBD12	39
TRUE	WS KBD13	39
TRUE	WS KBD14	39
TRUE	WS KBD15 CAP	39
TRUE	WS KBD16 NUM	39
TRUE	WS KBD17	39
TRUE	WS KBD18	39
TRUE	WS KBD19	39
TRUE	WS KBD20	39
TRUE	WS KBD21	39
TRUE	WS KBD22	39
TRUE	WS KBD23	39
TRUE	WS KBD3	39
TRUE	WS KBD4	39
TRUE	WS KBD5	39
TRUE	WS KBD6	39
TRUE	WS KBD7	39
TRUE	WS KBD8	39
TRUE	WS KBD9	39
TRUE	WS KBD ONOFF L	39
TRUE	WS LEFT OPTION KBD	39
TRUE	WS LEFT SHIFT KBD	39
TRUE	GND	2X

J4915 - kbd bklt

TRUE	KBDBKLT RETURN1	2X ₄₀ 63
TRUE	KBDBKLT RETURN2	2X ₄₀ 63
TRUE	PPVOUT S0 KBDBKLT	49 63
TRUE	GND	4X

J6601 - mic

TRUE	DMIC CLK3	52 55
TRUE	PP3V3 S0	66 67 68 70 72 82
TRUE	DMIC SDA2	55
TRUE	DMIC SDA3	52 55
TRUE	GND	

J6602 - L speaker

TRUE	SPKRCONN L ID	52 55
TRUE	SPKRCONN L OUT N	53 55 82
TRUE	SPKRCONN L OUT P	53 55 82
TRUE	SPKRCONN SL OUT N	53 55 82
TRUE	SPKRCONN SL OUT P	53 55 82
TRUE	GND	

J6603 - R speaker

TRUE	SPKRCONN R ID	52 55
TRUE	SPKRCONN R OUT N	53 55 82
TRUE	SPKRCONN R OUT P	53 55 82
TRUE	SPKRCONN SR OUT N	53 55 82
TRUE	SPKRCONN SR OUT P	53 55 82
TRUE	GND	

J7000 - DC PWR

TRUE	ADAPTER SENSE	56
TRUE	PP20V DCIN FUSE	2X ₅₆
TRUE	GND	2X

J7050 - battery

TRUE	PPVBAT G3H CONN	8X ₅₆ 87
TRUE	SMBUS SMC 5 G3 SCL	41 44 56 57 81
TRUE	SMBUS SMC 5 G3 SDA	41 44 56 57 81
TRUE	SYS DETECT L	56
TRUE	GND	8X

J8300 - eDP

TRUE	DP INT AUX N	68 75
TRUE	DP INT AUX P	68 75
TRUE	DP INT ML N<0>	68 75
TRUE	DP INT ML N<1>	68 75
TRUE	DP INT ML N<2>	68 75
TRUE	DP INT ML N<3>	68 75
TRUE	DP INT ML P<0>	68 75
TRUE	DP INT ML P<1>	68 75
TRUE	DP INT ML P<2>	68 75
TRUE	DP INT ML P<3>	68 75
TRUE	LCD IRO L	68
TRUE	LCD HPD CONN	68
TRUE	LCD BKLT PWM R	63 68
TRUE	SMBUS SMC 0 S0 SDA	37 41 44 48 68 71 72 81
TRUE	SMBUS SMC 0 S0 SCL	37 41 44 48 68 71 72 81
TRUE	I2C BKLT SDA	63 68 71
TRUE	I2C BKLT SCL	63 68 71
TRUE	PP5VR3V3 SW LCD	3X ₆₈
TRUE	PPVOUT S0 LCDBKLT	63 68
TRUE	GND	16X

Power Rails

TRUE	PM SLP S3 L	12 21 41 67
TRUE	PPVTT S0 DDR	21 27 60 70
TRUE	PP3V3 S0	66 67 68 70 72 82
TRUE	PP3V3 S3	35 44 45 46 47 48 49 51 52 55
TRUE	PP3V3 S5	17 20 21 44 46 47 66 69 70 72
TRUE	PP3V3 S5 AVREF SMC	41 42
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	PP5V S0	18 19 37 49 58 59 62 63 66 67
TRUE	PP5V S3	21 37 60 66 67 70
TRUE	PP5V S5	61 66 70
TRUE	PPBUS G3H	30 45 56 57 63 65 70
TRUE	PPDCIN G3H	56 57 70
TRUE	PPVCC S0 CPU	6 8 10 46 59 70
TRUE	PPVTTDDR S3	60 70
TRUE	PP3V3 S0SW SSD	35 46 70
TRUE	PP1V5 S0	11 12 13 15 17 19 52 64 67 69
TRUE	PP1V35 S3	21 46 60 66 70

FUNC_TEST XDP

TRUE	XDP CPU TCK	6 18 75
TRUE	XDP PCH TCK	11 18
TRUE	XDP CPU TDI	6 18 75
TRUE	XDP CPU TDO	6 18 75
TRUE	XDP CPUPCH TRST L	6 18 75
TRUE	XDP CPU TMS	6 18 75
TRUE	XDP PCH TMS	11 18
TRUE	XDP PCH TDI	11 18
TRUE	XDP PCH TDO	11 18
TRUE	XDP CPU PRED L	6 18 75
TRUE	XDP CPU PRDY L	6 18 75
TRUE	PM RSMRST L	12 67 77
TRUE	PM PCH PWROK	12 67 77
TRUE	PM SYSRST L	12 19 41 77
TRUE	CPU CFG<3>	6 18 75
TRUE	PP1V05 S0	10 14 15 17 18 42 62 67 70
TRUE	GND	2X GND

FUNC_TEST Power Sequence

TRUE	SMC ONOFF L	39 41 42
TRUE	PM DSX PWRGD	12 41 77
TRUE	ALL SYS PWRGD	18 19 41 58 67
TRUE	PM PCH SYS PWROK	12 18 19 41 77
TRUE	PLT RESET L	12 18 20 21
TRUE	EDP IG PANEL PWR	12 68 71
TRUE	EDP IG BKL ON	12 63 71

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

Functional Test Points

Apple Inc.

DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 104 OF 118
 SHEET 72 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

NC_NO_TESTS

PCH

Thunderbolt

PLACEABLE BEAD-PROBES FOR TBT

Table with columns for test names, PCH status, Thunderbolt status, and test IDs. Includes sections for USB, SATA, PCIe, and various other components.

TBT A D2R P<1> BEAD-PROBE BPA531 NO_XNET_CONNECTION=TRUE
TBT A D2R N<1> BEAD-PROBE BPA532 NO_XNET_CONNECTION=TRUE

- PCIE TBT R2D P<3..0>
PCIE TBT R2D N<3..0>
PCIE TBT D2R C P<3..0>
PCIE TBT D2R C N<3..0>
DMI S2N P<3..1>
DMI S2N N<3..1>
DMI N2S P<3..1>
DMI N2S N<3..1>

Metadata box containing drawing title 'NC & No Test', Apple logo, revision information, and a notice of proprietary property.

X425 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA			MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM	0.120 MM	0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM	0.120 MM	0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM	0.120 MM	0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM	0.155 MM	0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.120 MM	0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM	0.125 MM	0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM	0.200 MM	0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM	0.180 MM	0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL2, ISL11, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	110 OF 118
		SHEET	74 OF 82

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_2OTHER	*	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	NET_TUPLE
ERR00	SATA_85D	SATA_R2D	NC	SATA A R2D CP
ERR00	SATA_85D	SATA_R2D	NC	SATA A R2D CN
ERR00	SATA_85D	SATA_D2R	NC	SATA A D2RP
ERR00	SATA_85D	SATA_D2R	NC	SATA A D2RN
ERR00	SATA_85D	SATA_R2D	NC	SATA B R2D CP
ERR00	SATA_85D	SATA_R2D	NC	SATA B R2D CN
ERR00	SATA_85D	SATA_D2R	NC	SATA B D2RP
ERR00	SATA_85D	SATA_D2R	NC	SATA B D2RN
PCH	SATA_45SE	SATA_RCOMP	PCH	SATA_RCOMP
ERR00	USB_85D	USB	USB	EXTA P
ERR00	USB_85D	USB	USB	EXTA N
ERR00	USB_85D	USB	USB	EXTA MUXED P
ERR00	USB_85D	USB	USB	EXTA MUXED N
ERR00	USB_85D	USB	USB	LT1 P
ERR00	USB_85D	USB	USB	LT1 N
ERR00	USB_85D	USB	NC	USB EXTCP
ERR00	USB_85D	USB	NC	USB EXTCN
ERR00	USB_85D	USB	NC	USB SDP
ERR00	USB_85D	USB	NC	USB SDN
ERR00	CPU_45S	CPU_ITP	SMC	DEBUGPRT RX L
ERR00	CPU_45S	CPU_ITP	SMC	DEBUGPRT TX L
ERR00	USB_85D	USB	NC	USB SMC
ERR00	USB_85D	USB	NC	USB SMCN
ERR00	USB_85D	USB	NC	USB 6P
ERR00	USB_85D	USB	NC	USB 6N
ERR00	USB_85D	USB	NC	USB 7P
ERR00	USB_85D	USB	NC	USB 7N
ERR00	USB_85D	USB	USB	EXTB P
ERR00	USB_85D	USB	USB	EXTB N
ERR00	USB_85D	USB	NC	USB EXTD P
ERR00	USB_85D	USB	NC	USB EXTDN
ERR00	USB_85D	USB	USB	BT P
ERR00	USB_85D	USB	USB	BT N
ERR00	USB_85D	USB	USB	BT CONN P
ERR00	USB_85D	USB	USB	BT CONN N
ERR00	USB_85D	USB	NC	USB IRP
ERR00	USB_85D	USB	NC	USB IRN
ERR00	USB_85D	USB	USB	TPAD P
ERR00	USB_85D	USB	USB	TPAD N
ERR00	USB_85D	USB	USB	TPAD R P
ERR00	USB_85D	USB	USB	TPAD R N
PCH	PCH_USB_RBIAS	PCH_USB_RBIAS	PCH	USB RBIAS
ERR00	USB_85D	USB3_D2R	USB3	EXTA D2R P
ERR00	USB_85D	USB3_D2R	USB3	EXTA D2R N
ERR00	USB_85D	USB3_D2R	NC	EXTA D2R C P
ERR00	USB_85D	USB3_D2R	NC	EXTA D2R C N
ERR00	USB_85D	USB3_R2D	USB3	EXTA R2D P
ERR00	USB_85D	USB3_R2D	USB3	EXTA R2D N
ERR00	USB_85D	USB3_R2D	NC	EXTA R2D C P
ERR00	USB_85D	USB3_R2D	NC	EXTA R2D C N
ERR00	USB_85D	USB3_D2R	USB3	EXTB D2R P
ERR00	USB_85D	USB3_D2R	USB3	EXTB D2R N
ERR00	USB_85D	USB3_D2R	NC	EXTB D2R C P
ERR00	USB_85D	USB3_D2R	NC	EXTB D2R C N
ERR00	USB_85D	USB3_R2D	USB3	EXTB R2D P
ERR00	USB_85D	USB3_R2D	USB3	EXTB R2D N
ERR00	USB_85D	USB3_R2D	NC	EXTB R2D C P
ERR00	USB_85D	USB3_R2D	NC	EXTB R2D C N
ERR00	NC_USB3	USB3_D2R	NC	USB3 EXTC D2RP
ERR00	NC_USB3	USB3_D2R	NC	USB3 EXTC D2RN
ERR00	NC_USB3	USB3_R2D	NC	USB3 EXTC R2D CP
ERR00	NC_USB3	USB3_R2D	NC	USB3 EXTC R2D CN
ERR00	NC_USB3	USB3_D2R	NC	USB3 EXT D2RP
ERR00	NC_USB3	USB3_D2R	NC	USB3 EXT D2RN
ERR00	USB_85D	USB3_R2D	NC	USB3 EXT R2D CP
ERR00	USB_85D	USB3_R2D	NC	USB3 EXT R2D CN

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	NET_TUPLE
ERR00	CLK_SLOW_45S	CLK_SLOW	SYSCLK	CLK32K_RTC
ERR00	CLK_25M_45S	CLK_25M	SYSCLK	CLK25M_SB
ERR00	CLK_25M_45S	CLK_25M	SYSCLK	CLK25M_SB_R
ERR00	CLK_25M_45S	CLK_25M	SYSCLK	CLK25M_CAMERA
ERR00	CLK_25M_45S	CLK_25M	SYSCLK	CLK25M_TBT
ERR00	CLK_25M_45S	CLK_25M	SYSCLK	CLK25M_TBT_R

SYNC MASTER=SIDLE_J45 SYNC DATE=12/10/2012

PCH Constraints 1	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 112 OF 118	
SHEET 76 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3x_DIELECTRIC	?	TBTDP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TXRX	*	=6x_DIELECTRIC	?	TBTDP_TXRX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_2OTHER	*	=4x_DIELECTRIC	?	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH C N
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH P
TBT_B_AUXCH	DP_85D		DP TBTPB AUXCH N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	115 OF 118
		SHEET	79 OF 82

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICKL_2OTHER	*	=7X_DIELECTRIC	?	MIPICKL_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
		S2_MEM_PWR	P1V35_CAM
		S2_MEM_PWR	P0V675_CAM_VREF
		S2_MEM_PWR	P0V675_MEM_CAM_VREFCA
		S2_MEM_PWR	P0V675_MEM_CAM_VREFDO

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 116 OF 118

SHEET: 80 OF 82

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	39 41 44 72
SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	39 41 44 72
SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	37 41 44 48 68 71 72
SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	37 41 44 48 68 71 72
SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	41 44 56 57 72
SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	41 44 56 57 72
SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIEPPAIR		CHGR_CSI_P	57
	1T01_DIEPPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIEPPAIR		CHGR_CSO_P	57
	1T01_DIEPPAIR		CHGR_CSO_N	57

D

D

C

C

B

B

A

A

SYNC_MASTER=SIDLE_J45		SYNC_DATE=12/10/2012	
SMC Constraints			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	117 OF 118
		SHEET	81 OF 82

8

7

6

5

4

3

2

1

