

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# J113 MLB SCHEMATIC

## 10/03/14

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Date
1	Table of Contents	MASTER	04/09/2013
2	BOM Configuration	J41_MLB	11/06/2010
3	BOM Variants	K21_MLB	MASTER
4	PD PARTS	MASTER	02/06/2013
5	CPU GFX/NCTF/RSVD	J41_MLB	04/02/2013
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	02/06/2013
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	04/09/2013
8	CPU/PCH POWER	J41_MLB	02/06/2013
9	CPU/PCH GROUNDS	J41_MLB	01/09/2013
10	CPU Decoupling	WILL_J43	02/07/2013
11	PCH Decoupling	J41_MLB	02/06/2013
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	02/06/2013
13	PCH PM/PCI/GFX	J41_MLB	02/06/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	04/02/2013
15	PCH GPIO/MISC/LPIO	J41_MLB	02/06/2013
16	CPU/PCH Merged XDP	J41_MLB	02/06/2013
17	Chipset Support	J41_MLB	02/15/2013
18	Project Chipset Support	J41_MLB	02/12/2013
19	DDR3 VREF MARGINING	J41_MLB	02/06/2013
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	02/06/2013
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	02/06/2013
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	Thunderbolt Host (1 of 2)	J41_MLB	02/06/2013
26	Thunderbolt Host (2 of 2)	J41_MLB	02/06/2013
27	TBT Power Support	J41_MLB	02/07/2013
28	Thunderbolt Connector A	J41_MLB	02/06/2013
29	Wireless Connector	J41_MLB	04/09/2013
30	SSD Connector	J41_MLB	04/02/2013
31	Camera 1 of 2	J41_MLB	03/20/2013
32	Camera 2 of 2	J41_MLB	07/01/2011
33	SD READER CONNECTOR	MASTER	10/11/2010
34	SD CONTROLLER (GL3219)	MASTER	02/07/2013
35	External A USB3 Connector	J41_MLB	02/12/2013
36	IPD Connector	J41_MLB	02/06/2013
37	SMC	J41_MLB	02/06/2013
38	SMC Shared Support	J41_MLB	02/06/2013
39	SMC Project Support	J41_MLB	02/06/2013
40	SMBus Connections	J41_MLB	03/28/2013
41	High Side Current Sensing	J41_MLB	03/28/2013
42	Voltage & Load Side Current Sensing	J41_MLB	03/28/2013
43	Debug Sensors 1	J41_MLB	02/06/2013
44	Thermal Sensors	J41_MLB	02/06/2013
45	Fan	J41_MLB	02/06/2013

Page	Contents	Sync	Date
46	LPC+SPI Debug Connector	J41_MLB	04/02/2013
47	Audio: Speaker Amp	J41_MLB	02/06/2013
48	Battery Connector	MASTER	02/06/2013
49	DC-In & G3H Supply	J41_MLB	05/21/2013
50	PBus Supply & Battery Charger	J41_MLB	04/09/2013
51	CPU VR12.6 VCC Regulator IC	J41_MLB	05/21/2013
52	CPU VR12.5 VCC Power Stage	J41_MLB	05/21/2013
53	LPDDR3 Supply	J41_MLB	09/17/2012
54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB	05/21/2013
55	1.05V S0 Power Supply	J41_MLB	02/06/2013
56	LCD/KBD Backlight Driver	J41_MLB	02/06/2013
57	Misc Power Supplies	J41_MLB	02/06/2013
58	Power FETs	J41_MLB	02/06/2013
59	Power Control	J41_MLB	02/06/2013
60	Internal DisplayPort Connector	J41_MLB	11/13/2012
61	Left I/O (LIO) Connector	CLEAR_J43	01/30/2013
62	Power Aliases	J41_MLB	08/30/2012
63	Signal Aliases	J41_MLB	02/06/2013
64	Func Test / No Test	J41_MLB	09/13/2012
65	Project FCT/NC/Aliases	J41_MLB	10/24/2012
66	PCB Rule Definitions	CONSTRAINTS	09/25/2012
67	CPU Constraints	CONSTRAINTS	11/13/2012
68	PCH Constraints 1	CLEAR_J43	12/14/2012
69	PCH Constraints 2	J41_MLB	09/25/2012
70	Memory Constraints	CONSTRAINTS	09/25/2012
71	Thunderbolt Constraints	CONSTRAINTS	01/30/2013
72	Camera Constraints	J41_MLB	09/25/2012
73	SMC Constraints	CONSTRAINTS	12/07/2012
74	Project Specific Constraints	J41_MLB	09/25/2012
75	Project Specific Constraints	CONSTRAINTS	07/09/2012
76	Reference	J41_MLB	

# ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00385	1	SCHEN_MLB_343A	SCH	CRITICAL	
820-00165	1	PCBP_MLB_343	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE  
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	1 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	1 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00623	PCBA,MLB,BEST,HY-4GB,X430	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00624	PCBA,MLB,BEST,HY-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00625	PCBA,MLB,BEST,HY-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_16GB
639-00626	PCBA,MLB,BEST,SM-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00627	PCBA,MLB,BEST,SM-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00628	PCBA,MLB,BEST,MI-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_4GB
639-00629	PCBA,MLB,BEST,MI-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_8GB
639-00630	PCBA,MLB,BEST,MI-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_16GB
639-00631	PCBA,MLB,BEST,EL-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_4GB
639-00632	PCBA,MLB,BEST,EL-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_8GB
639-00633	PCBA,MLB,BETTER,HY-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00634	PCBA,MLB,BETTER,HY-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00635	PCBA,MLB,BETTER,HY-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_16GB
639-00636	PCBA,MLB,BETTER,SM-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00637	PCBA,MLB,BETTER,SM-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00638	PCBA,MLB,BETTER,MI-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_4GB
639-00639	PCBA,MLB,BETTER,MI-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_8GB
639-00640	PCBA,MLB,BETTER,MI-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_16GB
639-00641	PCBA,MLB,BETTER,EL-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00642	PCBA,MLB,BETTER,EL-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
685-00046	CMN PTS,PCBA,MLB,X433	MLB_COMMON,J113_MLB
685-00047	VCORE FET,REN,X433	VCORE_FET:REN
685-00048	VCORE FET,VSHY,X433	VCORE_FET:VSHY
639-00697	PCBA,MLB,BETTER,EL-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
685-00047	685-00048		ALL	REPLACE ALL TO VSHY

33380704	33380700		ALL	REPLACE ONE OR MORE ALL TO VSHY
----------	----------	--	-----	---------------------------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1246	1	IC,QL3219,128B1 SD CARD READER,440,1QPH	U4500	CRITICAL	

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00148	1	IC,SMC-80,EXT(VSHY),X433	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00046	1	CMN PTS,PCBA,MLB,J113	CMNPTS	CRITICAL	MLB_CMNPTS
685-00048	1	VCORE FET,VSHY,J113	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
<b>BOM Variants</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 121
		SHEET	3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN_TOPSIDE_ABT_241/243	TBTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN_TOPSIDE_COVER_ABT_241/243	TBTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN_TBT_211/213	TBTFENCE	CRITICAL	
806-3215	1	CAN_COVER_TBT_211/213	TBTCOVER	CRITICAL	
806-3216	1	CAN_MDP_211/213	MDPCAN	CRITICAL	
806-3083	1	SHLD_USB_MLR_211/213	USBCAN	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins



DisplayPort Pogo





USB/SD Card Pogo





Can Slots





2x TBT pin diodes



2x MDP Connector



2x TBT chip



2x USB Connector

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD PARTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C




C

B

B

A

A



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU GFX/NCTF/RSVD


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
5 OF 121	
SHEET	
5 OF 76	

D

D





C

C

B

B

CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE  
 CFG<9>:NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID  
 CFG<8>:ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED  
 CFG<4>:eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED  
 CFG<1>:PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE  
 CFG<0>:RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK




SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 6 OF 121  
 SHEET: 6 OF 76



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012  
 PAGE TITLE  
**CPU DDR3/LPDDR3 Interfaces**  
 Apple Inc.  
 DRAWING NUMBER <SCH\_NUM> SIZE D  
 REVISION <E4LABEL>  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BRANCH <BRANCH>  
 PAGE 7 OF 121  
 SHEET 7 OF 76

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B


A

D

C


B

A



SYNC MASTER=143 MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
<b>CPU/PCH POWER</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	8 OF 121
		SHEET	8 OF 76





SYNCH MASTER=143.MLB		SYNCH DATE=10/02/2012	
<b>CPU/PCH GROUNDS</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	9 OF 121
		SHEET	9 OF 76

8

7

6

5

4

3

2


1

All Intel recommendations from Intel doc #603160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8\_PPVCC\_S0\_CPU



### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 8\_PPVMEMIO\_S0\_CPU



2x Bulk nostuff per Harris Beach v1.0 schematic

8

7

6

5


4

3

2


1

SYNC MASTER=WILL J43		SYNC DATE=01/08/2013	
<b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	10 OF 121
		SHEET	10 OF 76



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41_MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
<b>PCH Decoupling</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 121
		SHEET	11 OF 76



64 62 17 13 8 PPVRTC\_G3H

64 65 74  
8 11 13 15 17 18 26 30 36 38 39  
40 41 42 43 44 45 50 59 61 62

R1377	100K	1	2	XDP PCH UART SSD L BT H	12 16
R1376	100K	1	2	XDP PCH GPIO35	12 16
R1375	100K	1	2	PCH SATALED L	12
R1340	100K	1	2	ENETSD CLKREQ L	12
R1341	100K	1	2	CAMERA CLKREQ L	12 31
R1342	100K	1	2	AP CLKREQ L	12 29
R1343	100K	1	2	FW CLKREQ L	12
R1344	100K	1	2	TBT CLKREQ L	12 25
R1345	100K	1	2	SSD CLKREQ L	12 30


SYNC MASTER=WILL J43 SYNC DATE=12/17/2012  
PAGE TITLE

**PCH Audio/JTAG/SATA/CLK**


Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 13 OF 121  
SHEET: 12 OF 76

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED



**SLP\_S0# Isolation**



SLP\_S0# can be driven high outside of S0  
U1420 ensures signal will only be high in S0.

CRITICAL OMIT\_TABLE

**U0500 BROADWELL-ULT 2C+GT2 RGA**  
SYM 8 OF 19

SYSTEM POWER MANAGEMENT

AK2	SUSACK* (IPU)	DSWVRMEN	AW7	PCH_DSWVRMEN
AC3	SYS_RESET*	DPWRKOK	AV5	PM_DSW_PWRGD
AG2	PM_PCH_SYS_PWROK	WAKE* (IPD-DeepStx)	AJ5	PCIE_WAKE_L
AY7	PCH_PWROK	CLKRUN*/GPIO32	V5	PM_CLKRUN_L
AB5	APWRKOK	SUS_STAT*/GPIO61	AG4	LPC_PWRDWN_L
AG7	PLTRST*	SUSCLK*/GPIO62	AE6	PM_CLK32K_SUSCLK_R
AW6	RSMRST*	SLP_S5*/GPIO63	AP5	PM_SLP_S5_L
AV4	SUSWRN*/SUSPWRDNACK*/GPIO30	SLP_S4*	AJ6	PM_SLP_S4_L
AL7	PWRBTN* (IPU)	SLP_S3*	AT4	PM_SLP_S3_L
AJ8	ACPRESENT*/GPIO31 (IPD-DeepStx)	SLP_A*	AL5	TP_PM_SLP_A_L
AN4	BATLOW*/GPIO72	SLP_SUS*	AP4	PM_SLP_SUS_L
AF3	SLP_S0*	SLP_LAN*	AJ7	TP_PCH_SLP_LAN_L
AM5	SLP_WLAN*/GPIO29			

CRITICAL OMIT\_TABLE

**U0500 BROADWELL-ULT 2C+GT2 RGA**  
SYM 9 OF 19

B8	EDP_BKLTCTL	DDPB_CTRLCLK	B9	DP_TBTSNK0_DDC_CLK
A9	EDP_BKLEN	DDPB_CTRLDATA (IPD-DEEPSTX)	C9	DP_TBTSNK0_DDC_DATA
C6	EDP_PANEL_PWR	DDPC_CTRLCLK	D9	DP_TBTSNK1_DDC_CLK
U6	PIRQA*/GPIO77	DDPC_CTRLDATA (IPD-DEEPSTX)	D11	DP_TBTSNK1_DDC_DATA
P4	PIRQB*/GPIO78	DDPB_AUXN	C5	DP_TBTSNK0_AUXCH_C_N
N4	PIRQC*/GPIO79	DDPC_AUXN	B6	DP_TBTSNK1_AUXCH_C_N
N2	PIRQD*/GPIO80	DDPB_AUXP	B5	DP_TBTSNK0_AUXCH_C_P
AD4	PME* (IPU)	DDPC_AUXP	A6	DP_TBTSNK1_AUXCH_C_P
GPIO55		DDPB_HPD	C8	DP_TBTSNK0_HPD
GPIO52		DDPC_HPD	A8	DP_TBTSNK1_HPD
GPIO54		EDP_HPD	D6	DP_INT_HPD
GPIO51				
GPIO53				

PP3V3_S5	8 11 15 16 17 18 25 28 29 34 42 57			
PP3V3_S0	8 11 15 16 17 18 25 28 29 34 42 57			
R1405	1K	1	5% 1/20W MP 201	PM_PWRBTN_L 13 16 37
R1410	10K	1	5% 1/20W MP 201	PM_BATLOW_L 13 27 37
R1452	10K	1	5% 1/20W MP 201	PCIE_WAKE_L 13 29 31 64
R1455	10K	1	5% 1/20W MP 201	PM_CLKRUN_L 13 37 64
R1460	100K	1	5% 1/20W MP 201	PM_SLP_S5_L 13 37 59
R1461	100K	1	5% 1/20W MP 201	PM_SLP_S4_L 13 18 29 36 37 59
R1462	100K	1	5% 1/20W MP 201	PM_SLP_S3_L 13 17 18 37 59
R1463	100K	1	5% 1/20W MP 201	PM_SLP_S0_L 13 18 37
R1464	100K	1	5% 1/20W MP 201	PM_SLP_SUS_L 13 42 59
R1430	100K	1	5% 1/20W MP 201	EDP_BKLT_EN 13 56
R1431	100K	1	5% 1/20W MP 201	EDP_PANEL_PWR 13 60
R1440	100K	1	5% 1/20W MP 201	TBT_PWR_REQ_L 13 26
R1441	100K	1	5% 1/20W MP 201	SMC_RUNTIME_SCI_L 13 37
R1442	100K	1	5% 1/20W MP 201	HDMITBTMUX_FLAG 13 64
R1443	100K	1	5% 1/20W MP 201	SSD_BOOT 13 30
R1445	100K	1	5% 1/20W MP 201	ODD_PWR_EN_L 13 64
R1446	100K	1	5% 1/20W MP 201	HDMITBTMUX_LATCH 13 64
R1447	100K	1	5% 1/20W MP 201	ENET_LOW_PWR 13 64
R1448	100K	1	5% 1/20W MP 201	AUD_PWR_EN 13 59 61 65
R1449	100K	1	5% 1/20W MP 201	AP_PCIE_DEV_WAKE 13 64


SYNC MASTER=J43\_MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	14 OF 121
SHEET	13 OF 76



PCIe Port Assignments:

- Thunderbolt lane 0
- Thunderbolt lane 1
- Thunderbolt lane 2
- Thunderbolt lane 3
- AirPort
- Reserved: FireWire
- SD Card Reader (& Ethernet if combo)
- Camera

CRITICAL OMIT\_TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 11 OF 19

PERN5_L0	F10	PERN5_L1	F8	PERN5_L2	H10	PERN5_L3	E6	PERN3	G11	PERN1/USB3RN3	G17	RSVD	E15	
PERP5_L0	E10	PERP5_L1	E8	PERP5_L2	G10	PERP5_L3	F6	PERP4	F11	PERP1/USB3RP3	F17	RSVD	E13	
PETN5_L0	C23	PETN5_L1	B23	PETN5_L2	B21	PETN5_L3	B22	PETN4	C29	PETN1/USB3TN3	C30	PCIE_RCOMP	A27	
PETP5_L0	C22	PETP5_L1	A23	PETP5_L2	C21	PETP5_L3	A21	PETP4	B30	PETP1/USB3TP3	C31	PCIE_IREF	B27	
													NCX	E15
													NCX	E13
														A27
														B27

USB Port Assignments:

- Ext A (LS/FS/HS)
- Ext B (LS/FS/HS)
- BT
- IR
- Trackpad
- Unused
- Reserved: Camera
- Reserved: SD (HS)

USB3 Port Assignments:


- Ext A (SS)
- Ext B (SS)

CRITICAL OMIT\_TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 7 OF 19

LAD0	AM12	LAD1	AM12	LAD2	AY12	LAD3	AM11	LFRAME*	AV12	SMBALERT*/GPIO11	AN2	PCH SMBALERT L	14
SPI_CLK (IPU)	AA3	SPI_CS0* (IPU)	Y7	SPI_CS1* (IPU)	Y4	SPI_CS2* (IPU)	AC2	SPI_MOSI (IPU/IPD)	AA2	SMBCLK	AP2	SMBUS PCH CLK	16 19 40 56 69
SPI_MISO (IPU)	AA4	SPI_IO2 (IPU)	Y6	SPI_IO3 (IPU)	AF1	SML0ALERT*/GPIO60	AL2	SML1ALERT*/PCHHOT*/GPIO73	AU4	SMBDATA	AH1	SMBUS PCH DATA	16 19 40 56 69
						SML0CLK	AN1	SML1CLK GPIO75	AU3	SML0ALERT*/GPIO60	AL2	WOL_EN	14 64
						SML0DATA	AK1	SML1DATA/GPIO74	AH3	SML1ALERT*/PCHHOT*/GPIO73	AU4	PCH SML1ALERT L	18 39
										SML0CLK	AN1	SML_PCH_0_CLK	40 69
										SML0DATA	AK1	SML_PCH_0_DATA	40 69
										SML1CLK GPIO75	AU3	SMBUS SMC 1_S0_SCL	32 37 40 43 44 64 69 73
										SML1DATA/GPIO74	AH3	SMBUS SMC 1_S0_SDA	32 37 40 43 44 64 69 73
										(IPU/IPD) CL_CLK	AF2	NC CLINK CLK	64
										(IPU/IPD) CL_DATA	AD2	NC CLINK DATA	64
										(IPU) CL_RST*	AF4	NC CLINK RESET L	64

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 15 OF 121

SHEET: 14 OF 76

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



Pull-up/down on chipset support page (depends on TBT controller)  
Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).


Pull-up on TBT page  
Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card  
SSD\_LPSR:S0 BOM option is on R1620


Stuffed R1632  
No-Stamped R1634

SYNC MASTER=WILL J43 SYNC DATE=01/14/2013  
PAGE TITLE: PCH GPIO/MISC/LPIO  
DRAWING NUMBER: <SCH\_NUM> SIZE: D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
PAGE: 16 OF 121  
SHEET: 15 OF 76


Extra BPM Testpoints



Merged (CPU/PCH) Micro2-XDP




NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals



Non-XDP Signals



NOTE: Must not short XDP pins together!

Unused & MLB\_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.



JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD\_PCIE0\_SEL\_L straps are connected via 1k to common net.

LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



D

D

C

C

B

B

A

A

SYNC MASTER=WILL\_J43 SYNC DATE=12/17/2012  
 CPU/PCH Merged XDP  
 Apple Inc.  
 DRAWING NUMBER <SCH\_NUM> SIZE D  
 REVISION <E4LABEL>  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 BRANCH <BRANCH>  
 PAGE 18 OF 121  
 SHEET 16 OF 76



# System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42\_G3H  
Coin-Cell: VBAT (300-ohm & 10uF RC)  
No Coin-Cell: 3.42V G3Hot (no RC)  
PP3V3\_S5  
Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power  
Must be powered if any VDDIO is powered.

CAM XTAL Power  
TBT XTAL Power




## PCH Reset Button




## Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap




PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.


## PCH 24MHz Crystal




## PCH 24MHz Outputs



## VCCST (1.05V S0) PWRGD




## PCH PWROK Generation




SYNC MASTER=143 MLB1		SYNC DATE=01/09/2013	
Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	19 OF 121
		SHEET	17 OF 76


### Platform Reset Connections




### GreenCLK 25MHz Power




### DDC Pull-Ups




### Redwood Ridge JTAG Isolation



### Thunderbolt Pull-up/downs




### Power State Debug LEDs




Pin N61 needs a TP for Power to perform iFDM test. Renaming the pins N61 and P61 to remove automatic diffpari property.

18 8	TP_CPU_RSVDN61	TP_CPU_RSVDN61	8 18
18 8	TP_CPU_RSVDP61	TP_CPU_RSVDP61	8 18

### TBT Aliases



### RAM Configuration Straps



### LPDDR3 Alias Support

18 6	TP_CPU_MEM_RESET_L	TP_CPU_MEM_RESET_L	6 18
18 15	TP_MEM_VDD_SEL_IV5_L	TP_MEM_VDD_SEL_IV5_L	15 18
70 21 19 18	PP0V6_S3_MEM_VREFDQ_A	PP0V6_S3_MEM_VREFDQ_A	18 19 20 21 70
70 21 19 18	PP0V6_S3_MEM_VREFCA_A	PP0V6_S3_MEM_VREFCA_A	18 19 20 21 70
70 23 22 19	PP0V6_S3_MEM_VREFDQ_B	PP0V6_S3_MEM_VREFDQ_B	18 19 22 23 70
70 23 22 19	PP0V6_S3_MEM_VREFCA_B	PP0V6_S3_MEM_VREFCA_B	18 19 22 23 70

SYNC MASTER=143\_MLB SYNC DATE=01/17/2013

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 20 OF 121  
 SHEET: 18 OF 76

Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V) 0.600V (DAC: 0x2E.5)		DDR3L (1.35V) 0.675V (DAC: 0x34)		LPDDR3 (1.2V) 1.200V (DAC: 0x5D)
Margined target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


VRef Dividers

Always used, regardless of margining option.

SYNC MASTER=I41\_MLB SYNC DATE=02/12/2013  
 PAGE TITLE: DDR3 VREF MARGINING  
 DRAWING NUMBER: <SCH\_NUM> SIZE: D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 121  
 SHEET: 19 OF 76


Apple Inc.  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# LPDDR3 CHANNEL A (0-31)



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
<b>LPDDR3 DRAM Channel A (0-31)</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	23 OF 121
		SHEET	20 OF 76


# LPDDR3 CHANNEL A (32-63)



PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.


SYNC MASTER=J41.MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 24 OF 121		SHEET 21 OF 76	
<p>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>			

# LPDDR3 CHANNEL B (0-31)




SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		25 OF 121	
SHEET		22 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

# LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
<b>LPDDR3 DRAM Channel B (32-63)</b>			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		26 OF 121	
SHEET		23 OF 76	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
	PAGE	27 OF 121	
	SHEET	24 OF 76	






Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.  
If strap != bit then security is enabled?

Divides 3.3V to 1.8V

NOTE: The following pins require testpoints:  
 0 - GPIO\_13  
 1 - GPIO\_1  
 2 - GPIO\_2  
 3 - GPIO\_3  
 4 - GPIO\_5  
 5 - PCIE\_RST\_1\_N  
 6 - PCIE\_RST\_2\_N  
 7 - PCIE\_RST\_3\_N  
 8 - GPIO\_15  
 9 - GPIO\_11  
 10 - GPIO\_14  
 11 - GPIO\_0  
 12 - GPIO\_12  
 13 - GPIO\_10  
 14 - PB\_LSTX  
 15 - PB\_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/19/2013  
 PAGE 11/16  
**Thunderbolt Host (1 of 2)**  
 Apple Inc.  
 DRAWING NUMBER <SCH\_NUM> SIZE D  
 REVISION <E4LABEL>  
 BRANCH <BRANCH>  
 PAGE 28 OF 121  
 SHEET 25 OF 76  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



U2940	
Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
	@ 1.05V
	11.5 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch  
Internal switch not functional on RR.

Q2945  
DMN5L06VK-7  
SOT563

Q2945  
DMN5L06VK-7  
SOT563

TBT "POC" Power-up Reset

SYMC PARTSHEET ID: PAGE TITLE: Thunderbolt Host (2 of 2)		SYMC DATE: 12/17/2011	
Apple Inc.		DRAWING NUMBER: <SCH_NUM>	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION: <E4LABEL>	BRANCH: <BRANCH>
		PAGE: 29 OF 121	SHEET: 26 OF 76

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


Page Notes

Power aliases required by this page:  
 - PPVIN\_BM\_TBTBST (8-13V Boost Input)  
 - PP15V\_TBT\_REG (15V Boost Output)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


TBT 15V Boost Regulator



UVLO(falling) = 1.22 \* (R1 + R2) / R2  
 UVLO(rising) = UVLO(falling) + (2uA \* R1)  
 UVLO = 4.55V (falling), 4.95 (rising)


Vout = 1.6V \* (1 + Ra / Rb)

BATLOW# Isolation



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	30 OF 121
		SHEET	27 OF 76

3.3V/HV Power MUX




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880145	2	RES, MTL, FILM, 1/20W, 1%, 22.6K, 500, LF	R3210, R3213		TBTHV:P12V
11880145	2	RES, MTL, FILM, 1/20W, 1%, 22.6K, 500, LF	R3211, R3214		TBTHV:P12V


	Nominal	Min	Max
IHV50/S3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)

Thunderbolt Connector A



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).  
Sink HPD range:  
High: 2.0 - 5.0V  
Low: 0 - 0.8V

SYMC PARTS-CTD RE		SYMC DATE-10/26/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		32 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 76	



3.3V WLAN Switch


Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

AIRPORT


PCIe Wake Muxing

BLUETOOTH

SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
DRAWING NUMBER			
Wireless Connector		<SCH_NUM>	D
Apple Inc.		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=143_MLB		SYNC DATE=02/20/2013	
PAGE TITLE			
<b>SSD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76




Camera 1 of 2


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 39 OF 121  
 SHEET: 31 OF 76






**CAMERA SENSOR**



DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		40 OF 121
SHEET		32 OF 76


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED





SYNC MASTER=MASTER		SYNC DATE=07/01/2011	
PAGE TITLE			
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		44 OF 121	
SHEET		33 OF 76	


# 3.3V S3 SD Card Switch





SYNC MASTER=MASTER		SYNC DATE=10/11/2011	
PAGE TITLE			
SD CONTROLLER (GL3219)			SIZE
Apple Inc.			<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH
II NOT TO REPRODUCE OR COPY IT			<BRANCH>
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE
IV ALL RIGHTS RESERVED			45 OF 121
			SHEET
			34 OF 76

Right USB Port A


USB Port Power Switch



Mojo SMC Debug Mux




SYNC MASTER=J43_MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector


CRITICAL  
518S0884

J4800  
TF13BS-20S-0.4SH  
P-RT-08-1



SYNC MASTER=143_MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
<b>IPD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76






NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
Unused pins have "SMC\_Pxxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE		PAGE TITLE	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 121
		SHEET	37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply





MR1\* and MR2\* must both be low to cause manual reset.  
Used on mobiles to support SMC reset via keyboard.  
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"



SMC Crystal Circuit

SMC USB Clock require these crystal  
values:5,6,8,10,12,16,18,20,24,25 MHz




SMC12 PECI Support

SMC BC ACOK MAKE\_BASE=TRUE

SMC PME S4 DARK L MAKE\_BASE=TRUE

SMC CLK32K SUSCLK R PLACE\_NEAR=00550\_A8618.1mm



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012

SMC Shared Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	51 OF 121	SHEET	38 OF 76

D

D

C

C

B



B

A





A

41	39	37	SMC_HS_COMPUTING_ISENSE	==	SMC_HS_COMPUTING_ISENSE	37	39	41
42	39	37	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	37	39	42
41	39	37	SMC_BMON_ISENSE	==	SMC_BMON_ISENSE	37	39	41
41	39	37	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	37	39	41
42	39	37	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	37	39	42
43	39	37	SMC_BMON_DISCRETE_ISENSE	==	SMC_BMON_DISCRETE_ISENSE	37	39	43
42	39	37	SMC_CPU_ISENSE	==	SMC_CPU_ISENSE	37	39	42
41	39	37	SMC_OTHER_HI_ISENSE	==	SMC_OTHER_HI_ISENSE	37	39	41
43	39	37	SMC_PANEL_ISENSE	==	SMC_PANEL_ISENSE	37	39	43
41	39	37	SMC_IV2S3_ISENSE	==	SMC_IV2S3_ISENSE	37	39	41
41	39	37	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	37	39	41
42	39	37	SMC_P3V3S5_ISENSE	==	SMC_P3V3S5_ISENSE	37	39	42
41	39	37	SMC_WLAN_ISENSE	==	SMC_WLAN_ISENSE	37	39	41
41	39	37	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	37	39	41
41	39	37	SMC_P3V3S0_ISENSE	==	SMC_P3V3S0_ISENSE	37	39	41
41	39	37	SMC_CAMERA_ISENSE	==	SMC_CAMERA_ISENSE	37	39	41
			PP3V3_S0SW_SD		15 34 37 SD alias on page 103			
42	39	37	SMC_P1V05S0_VSENSE	==	SMC_P1V05S0_VSENSE	37	39	42
42	39	37	SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	37	39	42
42	39	37	SMC_P1V05S0_ISENSE	==	SMC_P1V05S0_ISENSE	37	39	42
42	39	37	SMC_CPU_VSENSE	==	SMC_CPU_VSENSE	37	39	42
43	39	37	SMC_CPUVR_ADJUST_ISENSE	==	SMC_CPUVR_ADJUST_ISENSE	37	39	43
43	39	37	SMC_CPU_IMON_ISENSE	==	SMC_CPU_IMON_ISENSE	37	39	43
64	41	39	38	29	PP3V3_WLAN	==	PP3V3_WLAN	29 37 38 39 41 64


58	42	39	37	SMC_SENSOR_PWR_EN	==	SMC_SENSOR_PWR_EN	37	39	42	58
39	37	29	SMC_WIFI_PWR_EN	==	SMC_WIFI_PWR_EN	29	37	39		
39	37	TP	SMC_5VSW_PWR_EN	==	TP_SMC_5VSW_PWR_EN	37	39			



Top-Block Swap



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC Project Support			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
52 OF 121		39 OF 76	



(\* = Multiple options)

	J43	J41
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N *
DVR - (Write: 0x4E Read: 0x4F)	Y	Y N

SYNC MASTER=J41\_MLB SYNC DATE=02/06/2013


**SMBus Connections**

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
53 OF 121	
SHEET	
40 OF 76	





Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,S,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030M,1W,4-TERM,1%,0612,TPT	R5480	CRITICAL	

SYNC MASTER=141 MLR SYNC DATE=03/28/2013  
PAGE 17/18


**High Side Current Sensing**

Apple Inc.


DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	54 OF 121
SHEET	41 OF 76

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5575		CPUDDR_ISNS:NO

Apple Inc. Voltage & Load Side Current Sensing

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 55 OF 121  
 SHEET: 42 OF 76

SYNC MASTER=141\_MLB SYNC DATE=03/28/2013

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




ILDC :LCD Panel Current Sense / Filter

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA




VR IMON Current Sense Filter



Discrete High side Current threshold

Vref = 0.406mV Vth = 0.442 = 1A from Battery  
Vtl = 0.290mV = 0.687A from battery  
Hysteresis TBD based on RC value changes

BMON : Discrete BMON Current Sense / Filter



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES_MP,1/20W,100K OHM,5,0201,SMD	C5675		PANEL_ISNS:NO


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 56 OF 121  
SHEET: 43 OF 76


CPU Proximity, Inlet, DDR and BMON THR Sensor



TBT, MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76


# FAN CONNECTOR



SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE: Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	60 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### SPI ROM


Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

### SPI+SWD SAM Connector



### SPI Bus Series Termination



SYNC MASTER=YHARTANTO-J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	61 OF 121
		SHEET	46 OF 76


SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

Right Speaker Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP, CER, XSR, 0.1UF, 16V, 0201, MURATA	C6410, C6411	CRITICAL	

SYNC MASTER=J41 MLB SYNC DATE=04/26/2013

Audio: Speaker Amp

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
64 OF 121	
SHEET	
47 OF 76	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

13" SPECIFIC  
Battery Connector



SYMC MASTER-MASTER		SYMC DATE-MASTER	
PAGE TITLE Battery Connector			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 121		SHEET 48 OF 76	

8

7

6

5

4


3

2

1




MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator




SYMC MATER-343 MCB		SYMC DATE-09/15/2015	
PAGE TITLE			
DC-In & G3H Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
70 OF 121		49 OF 76	



SYNC MASTER=143_MLB		SYNC DATE=09/14/2012	
PAGE 11/11			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=143_MLB		SYNC DATE=10/09/2012	
PAGE TITLE CPU VR12.6 VCC Regulator IC			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 72 OF 121		SHEET 51 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Vout = 1.85V max  
 32A max output  
 f = 700kHz

SYNC MASTER=141_MLB		SYNC DATE=05/21/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=141_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
LPDDR3 Supply			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	74 OF 121
		SHEET	53 OF 76




SKIPSEL Strap  
 VREF2 | Auto Skip (Higher Efficiency)  
 VREG3 | OOA Auto Skip (Lower Efficiency)

F=400KHZ  
 Vout = 5.0V  
 7.2A MAX OUTPUT


Vout = 3.3V  
 6.5A MAX OUTPUT  
 F=400KHZ

SYNC MASTER=J41 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER	SIZE		
<SCH_NUM>	D		
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
PAGE			
75 OF 121			
SHEET			
54 OF 76			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

# 1.05V S0 Regulator



SYNC MASTER=J41_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 121		55 OF 76	




PPBUS_S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (KDP)

\*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS  
 \*PPBUS\_SW\_LCDBKLT\_PWR\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \*LCD\_BKLT\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT


10.2 ohm resistors for current measurement on LED strings.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7717,R7718,R7719		BKLT:ENG
103S0198	3	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R7720,R7721,R7722		BKLT:ENG

### Keyboard Backlight Driver & Detection




### Keyboard Backlight Connector



SYNCH MASTER=143 MLB		SYNCH DATE=09/13/2012	
PAGE TITLE			
LCD/KBD Backlight Driver		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





1.8V S3 REGULATOR

Vout = 1.794V  
Max Current = 1.8A  
Freq = 1 MHz

$V_{out} = 0.8V * (1 + R_a / R_b)$

1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.

Vout = 1.05V  
Max Current = 0.35A

1.5V S0 LDO


Vout = 1.5V  
Max Current = 0.02A

SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	SHEET
		78 OF 121	57 OF 76


### 1.5V S0 Audio Switch

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e

### 3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


### 1.05V PCH HSIO Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

### 3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 3.3V Sensor Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

### 5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A




SYNC MASTER=J41\_MLB SYNC DATE=02/06/2013

Power FETs


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76




S3 Enables




Mobile System Power State Table

STATE	PM_SLP_S3_L	PM_SLP_S3_R_L	PM_SLP_S3_BUF_L	PM_SLP_S3_BUF_R	PM_SLP_S3_BUF_L	PM_SLP_S3_BUF_R
Power Off	0	0	0	0	0	0
Standby (S3)	1	1	1	1	1	1
Standby (S4)	0	1	1	1	1	1
Standby (S5)	1	1	1	0	0	0
Standby (S0)	0	1	1	0	0	0
Standby (SUS)	1	1	1	0	0	0
Standby (S0)	0	1	1	0	0	0
Standby (SUS)	1	1	1	0	0	0
Standby (S0)	0	1	1	0	0	0
Standby (SUS)	1	1	1	0	0	0


S0 Enables




1.5V Codec Enable




3.3V SUS Detect




CHGR VFRQ Generation




S5 Enables




S5 Power Good




SSD Enable




S0 Rail PGOD (BJT Version)



S0 Rail PGOD Circuitry (ISL version used for development)



SUS Enables



Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 81 OF 121

SHEET: 59 OF 76

Thresholds:  
VDD: 2.734V-3.010V  
V2MON: 2.815V-3.099V  
V3MON: 0.572V-0.630V  
V4MON: 0.572V-0.630V

Vbe 0.7V max @ 2mA  
Vce(sat) 0.1V max @ 1mA  
Q1 Vth 0.7-1V @id 250uA




LCD Connector  
Internal DP Connector: 518S0829

CRITICAL  
J8300  
20525-130E-01  
F-RT-SM


LED Backlight I/F  
↑  
↓  
DisplayPort I/F

SYNC MASTER=143 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	95 OF 121
		SHEET	61 OF 76

IO Parts



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012  
PAGE TITLE  
DRAWING NUMBER: <SCH\_NUM> SIZE: D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 100 OF 121  
SHEET: 62 OF 76

**Power Aliases**  
Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

LPDDR3 Command/Address	MAKE_BASE	MEM	LPDDR3 Command/Address	MAKE_BASE	MEM	LPDDR3 Command/Address	MAKE_BASE	MEM
=MEM A A<5>	TRUE	MEM A CAA<0>	=MEM A DQ<0>	TRUE	MEM A DQ<9>	=MEM B DQ<0>	TRUE	MEM B DQ<12>
=MEM A A<9>	TRUE	MEM A CAA<1>	=MEM A DQ<1>	TRUE	MEM A DQ<12>	=MEM B DQ<1>	TRUE	MEM B DQ<9>
=MEM A A<6>	TRUE	MEM A CAA<2>	=MEM A DQ<2>	TRUE	MEM A DQ<10>	=MEM B DQ<2>	TRUE	MEM B DQ<10>
=MEM A A<8>	TRUE	MEM A CAA<3>	=MEM A DQ<3>	TRUE	MEM A DQ<11>	=MEM B DQ<3>	TRUE	MEM B DQ<11>
=MEM A A<7>	TRUE	MEM A CAA<4>	=MEM A DQ<4>	TRUE	MEM A DQ<8>	=MEM B DQ<4>	TRUE	MEM B DQ<13>
=MEM A BA<2>	TRUE	MEM A CAA<5>	=MEM A DQ<5>	TRUE	MEM A DQ<13>	=MEM B DQ<5>	TRUE	MEM B DQ<8>
MEM A CAA<6>	TRUE	MEM A CAA<6>	=MEM A DQ<6>	TRUE	MEM A DQ<14>	=MEM B DQ<6>	TRUE	MEM B DQ<14>
=MEM A A<11>	TRUE	MEM A CAA<7>	=MEM A DQ<7>	TRUE	MEM A DQ<15>	=MEM B DQ<7>	TRUE	MEM B DQ<15>
=MEM A A<15>	TRUE	MEM A CAA<8>	=MEM A DQ<8>	TRUE	MEM A DQ<0>	=MEM B DQ<8>	TRUE	MEM B DQ<0>
=MEM A A<14>	TRUE	MEM A CAA<9>	=MEM A DQ<9>	TRUE	MEM A DQ<2>	=MEM B DQ<9>	TRUE	MEM B DQ<1>
=MEM A A<13>	TRUE	MEM A CAB<0>	=MEM A DQ<10>	TRUE	MEM A DQ<2>	=MEM B DQ<10>	TRUE	MEM B DQ<2>
=MEM A CAS L	TRUE	MEM A CAB<1>	=MEM A DQ<11>	TRUE	MEM A DQ<7>	=MEM B DQ<11>	TRUE	MEM B DQ<7>
=MEM A WE L	TRUE	MEM A CAB<2>	=MEM A DQ<12>	TRUE	MEM A DQ<4>	=MEM B DQ<12>	TRUE	MEM B DQ<4>
=MEM A RAS L	TRUE	MEM A CAB<3>	=MEM A DQ<13>	TRUE	MEM A DQ<5>	=MEM B DQ<13>	TRUE	MEM B DQ<5>
=MEM A BA<0>	TRUE	MEM A CAB<4>	=MEM A DQ<14>	TRUE	MEM A DQ<3>	=MEM B DQ<14>	TRUE	MEM B DQ<6>
=MEM A A<2>	TRUE	MEM A CAB<5>	=MEM A DQ<15>	TRUE	MEM A DQ<6>	=MEM B DQ<15>	TRUE	MEM B DQ<3>
MEM A CAB<6>	TRUE	MEM A CAB<6>	=MEM A DQ<16>	TRUE	MEM A DQ<29>	=MEM B DQ<16>	TRUE	MEM B DQ<28>
=MEM A A<10>	TRUE	MEM A CAB<7>	=MEM A DQ<17>	TRUE	MEM A DQ<28>	=MEM B DQ<17>	TRUE	MEM B DQ<29>
=MEM A A<1>	TRUE	MEM A CAB<8>	=MEM A DQ<18>	TRUE	MEM A DQ<27>	=MEM B DQ<18>	TRUE	MEM B DQ<30>
=MEM A A<0>	TRUE	MEM A CAB<9>	=MEM A DQ<19>	TRUE	MEM A DQ<31>	=MEM B DQ<19>	TRUE	MEM B DQ<27>
MEM A ODT<0>	TRUE	MEM A ODT<0>	=MEM A DQ<20>	TRUE	MEM A DQ<24>	=MEM B DQ<20>	TRUE	MEM B DQ<24>
TP LPDDR3 RSV1	TRUE	TP LPDDR3 RSV1	=MEM A DQ<21>	TRUE	MEM A DQ<25>	=MEM B DQ<21>	TRUE	MEM B DQ<25>
TP LPDDR3 RSV2	TRUE	TP LPDDR3 RSV2	=MEM A DQ<22>	TRUE	MEM A DQ<26>	=MEM B DQ<22>	TRUE	MEM B DQ<31>
=MEM B A<5>	TRUE	MEM B CAA<0>	=MEM A DQ<23>	TRUE	MEM A DQ<30>	=MEM B DQ<23>	TRUE	MEM B DQ<26>
=MEM B A<9>	TRUE	MEM B CAA<1>	=MEM A DQ<24>	TRUE	MEM A DQ<18>	=MEM B DQ<24>	TRUE	MEM B DQ<20>
=MEM B A<6>	TRUE	MEM B CAA<2>	=MEM A DQ<25>	TRUE	MEM A DQ<21>	=MEM B DQ<25>	TRUE	MEM B DQ<16>
=MEM B A<8>	TRUE	MEM B CAA<3>	=MEM A DQ<26>	TRUE	MEM A DQ<16>	=MEM B DQ<26>	TRUE	MEM B DQ<23>
=MEM B A<7>	TRUE	MEM B CAA<4>	=MEM A DQ<27>	TRUE	MEM A DQ<23>	=MEM B DQ<27>	TRUE	MEM B DQ<22>
=MEM B BA<2>	TRUE	MEM B CAA<5>	=MEM A DQ<28>	TRUE	MEM A DQ<20>	=MEM B DQ<28>	TRUE	MEM B DQ<21>
MEM B CAA<6>	TRUE	MEM B CAA<6>	=MEM A DQ<29>	TRUE	MEM A DQ<19>	=MEM B DQ<29>	TRUE	MEM B DQ<17>
=MEM B A<11>	TRUE	MEM B CAA<7>	=MEM A DQ<30>	TRUE	MEM A DQ<22>	=MEM B DQ<30>	TRUE	MEM B DQ<18>
=MEM B A<15>	TRUE	MEM B CAA<8>	=MEM A DQ<31>	TRUE	MEM A DQ<17>	=MEM B DQ<31>	TRUE	MEM B DQ<19>
=MEM B A<14>	TRUE	MEM B CAA<9>	=MEM A DQ<32>	TRUE	MEM A DQ<41>	=MEM B DQ<32>	TRUE	MEM B DQ<44>
=MEM B A<13>	TRUE	MEM B CAB<0>	=MEM A DQ<33>	TRUE	MEM A DQ<44>	=MEM B DQ<33>	TRUE	MEM B DQ<41>
=MEM B CAS L	TRUE	MEM B CAB<1>	=MEM A DQ<34>	TRUE	MEM A DQ<46>	=MEM B DQ<34>	TRUE	MEM B DQ<42>
=MEM B WE L	TRUE	MEM B CAB<2>	=MEM A DQ<35>	TRUE	MEM A DQ<47>	=MEM B DQ<35>	TRUE	MEM B DQ<43>
=MEM B RAS L	TRUE	MEM B CAB<3>	=MEM A DQ<36>	TRUE	MEM A DQ<40>	=MEM B DQ<36>	TRUE	MEM B DQ<45>
=MEM B BA<0>	TRUE	MEM B CAB<4>	=MEM A DQ<37>	TRUE	MEM A DQ<45>	=MEM B DQ<37>	TRUE	MEM B DQ<40>
=MEM B A<2>	TRUE	MEM B CAB<5>	=MEM A DQ<38>	TRUE	MEM A DQ<42>	=MEM B DQ<38>	TRUE	MEM B DQ<46>
MEM B CAB<6>	TRUE	MEM B CAB<6>	=MEM A DQ<39>	TRUE	MEM A DQ<43>	=MEM B DQ<39>	TRUE	MEM B DQ<47>
=MEM B A<10>	TRUE	MEM B CAB<7>	=MEM A DQ<40>	TRUE	MEM A DQ<36>	MEM B DQ<32>	TRUE	MEM B DQ<32>
=MEM B A<1>	TRUE	MEM B CAB<8>	=MEM A DQ<41>	TRUE	MEM A DQ<37>	=MEM B DQ<41>	TRUE	MEM B DQ<33>
MEM B ODT<0>	TRUE	MEM B ODT<0>	=MEM A DQ<42>	TRUE	MEM A DQ<34>	=MEM B DQ<42>	TRUE	MEM B DQ<34>
TP LPDDR3 RSV3	TRUE	TP LPDDR3 RSV3	=MEM A DQ<43>	TRUE	MEM A DQ<39>	=MEM B DQ<43>	TRUE	MEM B DQ<39>
TP LPDDR3 RSV4	TRUE	TP LPDDR3 RSV4	=MEM A DQ<44>	TRUE	MEM A DQ<32>	=MEM B DQ<44>	TRUE	MEM B DQ<36>
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	=MEM A DQ<45>	TRUE	MEM A DQ<33>	=MEM B DQ<45>	TRUE	MEM B DQ<37>
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	=MEM A DQ<46>	TRUE	MEM A DQ<35>	=MEM B DQ<46>	TRUE	MEM B DQ<38>
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	=MEM A DQ<47>	TRUE	MEM A DQ<38>	=MEM B DQ<47>	TRUE	MEM B DQ<35>
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	=MEM A DQ<48>	TRUE	MEM A DQ<52>	=MEM B DQ<48>	TRUE	MEM B DQ<57>
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	=MEM A DQ<49>	TRUE	MEM A DQ<51>	=MEM B DQ<49>	TRUE	MEM B DQ<56>
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	=MEM A DQ<50>	TRUE	MEM A DQ<48>	=MEM B DQ<50>	TRUE	MEM B DQ<60>
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	=MEM A DQ<51>	TRUE	MEM A DQ<49>	=MEM B DQ<51>	TRUE	MEM B DQ<59>
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	=MEM A DQ<52>	TRUE	MEM A DQ<53>	=MEM B DQ<52>	TRUE	MEM B DQ<63>
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	=MEM A DQ<53>	TRUE	MEM A DQ<50>	=MEM B DQ<53>	TRUE	MEM B DQ<62>
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	=MEM A DQ<54>	TRUE	MEM A DQ<54>	=MEM B DQ<54>	TRUE	MEM B DQ<58>
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	=MEM A DQ<55>	TRUE	MEM A DQ<55>	=MEM B DQ<55>	TRUE	MEM B DQ<61>
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	=MEM A DQ<56>	TRUE	MEM A DQ<58>	=MEM B DQ<56>	TRUE	MEM B DQ<49>
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	=MEM A DQ<57>	TRUE	MEM A DQ<62>	=MEM B DQ<57>	TRUE	MEM B DQ<51>
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	=MEM A DQ<58>	TRUE	MEM A DQ<60>	=MEM B DQ<58>	TRUE	MEM B DQ<48>
MEM A DOS P<7>	TRUE	MEM A DOS P<7>	=MEM A DQ<59>	TRUE	MEM A DQ<61>	=MEM B DQ<59>	TRUE	MEM B DQ<53>
MEM A DOS N<7>	TRUE	MEM A DOS N<7>	=MEM A DQ<60>	TRUE	MEM A DQ<59>	=MEM B DQ<60>	TRUE	MEM B DQ<52>
			=MEM A DQ<61>	TRUE	MEM A DQ<63>	=MEM B DQ<61>	TRUE	MEM B DQ<55>
			=MEM A DQ<62>	TRUE	MEM A DQ<57>	=MEM B DQ<62>	TRUE	MEM B DQ<50>
			=MEM A DQ<63>	TRUE	MEM A DQ<56>	=MEM B DQ<63>	TRUE	MEM B DQ<54>

SYNC MASTER=141 MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 102 OF 121

SHEET 63 OF 76

Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J6000: Fan Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

Misc Voltages & Control Signals
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J4800: IPD Flex Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J3700: SSD Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J7000: DC-In Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J6404: Speaker Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J4002: Camera Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J6950: Battery Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J8300: Internal DP Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J6100: LPC+SPI Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J7715: KB BKLT Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

J1800: XDP Connector
Table with columns: FUNC\_TEST, Pin, Signal Name, Pin Range

NO\_TEST Nets
Table with columns: NO\_TEST, MARK, BASE, Signal Name, Pin Range

Unused nets with offpage
(Nets with offpages not used on this project)

Table of unused nets with offpages
List of signal names and pin ranges

Apple Inc. logo and drawing information
Func Test / No Test
Drawing Number: <SCH\_NUM>
Revision: <E4LABEL>
Branch: <BRANCH>
Page: 104 OF 121
Sheet: 64 OF 76



Functional Test Points

SD Card Aliases

J9500: LIO Connector

FUNC_TEST	MAKE_BASE
PP3V42_G3H	USB3_SD_D2R_P
PP3V3_S0	USB3_SD_D2R_N
PP1V5_S0SW_AUDIO	USB3_SD_R2D_C_P
SYS_ONEWIRE	USB3_SD_R2D_C_N
SMC_BC_ACOK	PP3V3_S0SW_SD
USB_PWR_EN	
SMBUS_SMC_2_S3_SDA	
SMBUS_SMC_2_S3_SCL	
SPKRAMP_SHDN_L	
FINSTACKSNS_ALERT_L	
SPKRAMP_INR_N	
SPKRAMP_INR_P	
USB_EXTB_N	
USB_EXTB_P	
PP5V_S0_ALT_AUD_LDO_EN	
SMC_IID	
HDA_SDOUT	
HDA_BIT_CLK	
HDA_SDIN0	
XDP_USB_EXTB_OC_L	
HDA_RST_L	
HDA_SYNC	
USB3_EXTB_D2R_RC_P	
USB3_EXTB_D2R_RC_N	
USB3_EXTB_R2D_P	
USB3_EXTB_R2D_N	
AUD_PWR_EN	

(Need to add 5 GND TPA)

Bead Probes

USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC MASTER=J41_MLB		SYNC DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, MEM_TERM			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE				
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE				
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM	
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1x_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1x_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 110 OF 121

SHEET: 66 OF 76

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU\_45S and CPU\_27F4S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_AGT\_L and CPU\_AGT\_U.

Note: CPU\_8MIL and CPU\_1TP can be converted back to TABLE\_SPACING\_RULE once rdar://10308147 is resolved

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_8MIL\_2ANY.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_1TP\_2ANY.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_COMP\_2SELF and CPU\_COMP\_2OTHER.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_COMP\_2SELF and CPU\_COMP\_2OTHER.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_VCCSENSE\_2SELF and CPU\_VCCSENSE\_2OTHER.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU\_VCCSENSE\_2SELF and CPU\_VCCSENSE\_2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIe\_80D and CLK\_PCIE\_80D.

PCIe Clock Spacing

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCIE\_2SELF and CLK\_PCIE\_2OTHER.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCIE\_2SELF and CLK\_PCIE\_2OTHER.

CPU PCIe Spacing

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe\_CPU\_TX, PCIe\_CPU\_RX, PCIe\_TX2TX, PCIe\_RX2RX, PCIe\_TX2OTHERTX, PCIe\_RX2OTHERRX, PCIe\_2OTHERS, PCIe\_2OTHER.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe\_2OTHERS and PCIe\_2OTHER.

PCH PCIe Spacing

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe\_PCH\_TX, PCIe\_PCH\_RX, PCIe\_PCH\_TX2TX, PCIe\_PCH\_RX2RX, PCIe\_TX2OTHERTX, PCIe\_RX2OTHERRX, PCIe\_2OTHERS, PCIe\_2OTHER.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe\_PCH\_TX, PCIe\_PCH\_RX, PCIe\_TX2OTHERTX, PCIe\_RX2OTHERRX, PCIe\_2OTHERS, PCIe\_2OTHER.

Note: DisplayPort tables are on Page 113

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING. Lists various nets such as CPU\_PECI, PM\_SYNC, XDP\_DBRESET\_L, etc.

PCIe SSD

DP

Apple Inc. logo and CPU Constraints header. Includes drawing number <SCH\_NUM>, revision <E4LABEL>, branch <BRANCH>, and page 111 OF 121.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_1COMP	*	=4x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_BBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_TX	*	*	USB3_2OTHER
USB3_PCH_RX	*	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX2OTHERTX	*	=4x_DIELECTRIC	?
USB3_RX2OTHERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_2OTHERHS	*	=4x_DIELECTRIC	?
USB3_2OTHER	*	=3x_DIELECTRIC	?

SOURCE: 471984\_Chief\_River\_MS\_PDG\_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
PCH_SATA_1COMP	SATA_1COMP	PCH_SATA1COMP
USB_HUB1_UP	USB_80D	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB_HUB_UP_N
USB_BT	USB_80D	USB_BT_P
USB_BT	USB_80D	USB_BT_N
USB_BT	USB_80D	USB_BT_CONN_P
USB_BT	USB_80D	USB_BT_CONN_N
USB_BT	USB_80D	USB_BT_WAKE_P
USB_BT	USB_80D	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB_TPAD_P
USB_TPAD	USB_80D	USB_TPAD_N
USB_TPAD	USB_80D	USB_TPAD_CONN_P
USB_TPAD	USB_80D	USB_TPAD_CONN_N
TPAD_SPI_MOSI	USB_80D	TPAD_SPI_MOSI_USB_P
TPAD_SPI_MISO	USB_80D	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB_TPAD_M_N
USB_SDCARD	USB_80D	USB_SDCARD_P
USB_SDCARD	USB_80D	USB_SDCARD_N
TPAD_SPI_MOSI	SET_45S	TPAD_SPI_MOSI
TPAD_SPI_MISO	SET_45S	TPAD_SPI_MISO
TPAD_SPI_CLK	SET_45S	TPAD_SPI_CLK
USB_EXT_A	USB_80D	USB_EXT_A_P
USB_EXT_A	USB_80D	USB_EXT_A_N
SMC_DEBUGPRT_TX_L	UART_45S	SMC_DEBUGPRT_TX_L
SMC_DEBUGPRT_RX_L	UART_45S	SMC_DEBUGPRT_RX_L
USB2_EXT_A_MUXED_P	USB_80D	USB2_EXT_A_MUXED_P
USB2_EXT_A_MUXED_N	USB_80D	USB2_EXT_A_MUXED_N
USB2_EXT_A_MUXED_F_P	USB_80D	USB2_EXT_A_MUXED_F_P
USB2_EXT_A_MUXED_F_N	USB_80D	USB2_EXT_A_MUXED_F_N
USB3_EXT_A_D2R_P	USB_80D	USB3_EXT_A_D2R_P
USB3_EXT_A_D2R_N	USB_80D	USB3_EXT_A_D2R_N
USB3_EXT_A_R2D_P	USB_80D	USB3_EXT_A_R2D_P
USB3_EXT_A_R2D_N	USB_80D	USB3_EXT_A_R2D_N
USB3_EXT_A_D2R_F_P	USB_80D	USB3_EXT_A_D2R_F_P
USB3_EXT_A_D2R_F_N	USB_80D	USB3_EXT_A_D2R_F_N
USB3_EXT_A_R2D_F_P	USB_80D	USB3_EXT_A_R2D_F_P
USB3_EXT_A_R2D_F_N	USB_80D	USB3_EXT_A_R2D_F_N
USB3_EXT_A_R2D_C_P	USB_80D	USB3_EXT_A_R2D_C_P
USB3_EXT_A_R2D_C_N	USB_80D	USB3_EXT_A_R2D_C_N
USB_EXT_B	USB_80D	USB_EXT_B_P
USB_EXT_B	USB_80D	USB_EXT_B_N
USB3_EXT_B_D2R_P	USB_80D	USB3_EXT_B_D2R_P
USB3_EXT_B_D2R_N	USB_80D	USB3_EXT_B_D2R_N
USB3_EXT_B_D2R_RC_P	USB_80D	USB3_EXT_B_D2R_RC_P
USB3_EXT_B_D2R_RC_N	USB_80D	USB3_EXT_B_D2R_RC_N
USB3_EXT_B_R2D_P	USB_80D	USB3_EXT_B_R2D_P
USB3_EXT_B_R2D_N	USB_80D	USB3_EXT_B_R2D_N
USB3_EXT_B_R2D_C_P	USB_80D	USB3_EXT_B_R2D_C_P
USB3_EXT_B_R2D_C_N	USB_80D	USB3_EXT_B_R2D_C_N
USB3_SD_D2R_P	USB_80D	USB3_SD_D2R_P
USB3_SD_D2R_N	USB_80D	USB3_SD_D2R_N
USB3_SD_R2D_C_P	USB_80D	USB3_SD_R2D_C_P
USB3_SD_R2D_C_N	USB_80D	USB3_SD_R2D_C_N
USB3_SD_D2R_C_P	USB_80D	USB3_SD_D2R_C_P
USB3_SD_D2R_C_N	USB_80D	USB3_SD_D2R_C_N
USB3_SD_R2D_P	USB_80D	USB3_SD_R2D_P
USB3_SD_R2D_N	USB_80D	USB3_SD_R2D_N
PCH_USB_BBIAS	PCH_USB_BBIAS	PCH_USB_BBIAS
PCIE_CLK100M_PCH_P	CLK_PCIE_80D	PCIE_CLK100M_PCH_P
PCIE_CLK100M_PCH_N	CLK_PCIE_80D	PCIE_CLK100M_PCH_N
PCH_CLK96M_DOT_P	CLK_PCIE_80D	PCH_CLK96M_DOT_P
PCH_CLK96M_DOT_N	CLK_PCIE_80D	PCH_CLK96M_DOT_N
PCH_CLK100M_SATA_P	CLK_PCIE_80D	PCH_CLK100M_SATA_P
PCH_CLK100M_SATA_N	CLK_PCIE_80D	PCH_CLK100M_SATA_N
PCH_CLK14P3M_REFCLK	CLK_PCIE_80D	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXT\_A nets (Right USB port)

USB EXT\_B nets (Left USB port)

SYNC MASTER=CLEAN\_J43 SYNC DATE=11/13/2012

PCH Constraints 1

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 112 OF 121

SHEET 68 OF 76

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_45S and CLK\_LPC\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB\_45S\_R\_50S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905\_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_45S.

XDP Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PCH\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCH\_ITP.

DisplayPort

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP\_80D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP\_2DP, DP\_2OTHERHS, DP\_2OTHER, DP\_AUX.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include DP\_TX.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK\_SLOW\_45S and CLK\_25M\_45S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_SLOW and CLK\_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists various PCH nets such as LPC\_AD, LPC\_FRAME\_L, SMBUS\_PCH\_CLK, HDA\_BIT\_CLK, PM\_SUS\_CLK, SPI\_CLK, SPI\_MISO, SPI\_CS0\_L, SPI\_SMC\_CLK, SPI\_MLB\_CLK, SPI\_MLB\_IO1\_MISO, SPI\_IO<2>, SPI\_MLB\_IO2\_WP\_L, SPI\_IO<3>, SPI\_IO3\_R, SPI\_MLB\_IO3\_HOLD\_L, PCIE\_AP\_R2D\_P, PCIE\_TBT\_R2D\_P<3..0>, XDP\_PCH\_TDI, XDP\_PCH\_TDO, XDP\_PCH\_TMS, XDP\_PCH\_TCK, PCIE\_CAMERA\_R2D\_P, PCIE\_CAMERA\_R2D\_N, PCIE\_CAMERA\_R2D\_C\_P, PCIE\_CAMERA\_R2D\_C\_N, PCIE\_CAMERA\_D2R\_P, PCIE\_CAMERA\_D2R\_N, PCIE\_CAMERA\_D2R\_C\_P, PCIE\_CAMERA\_D2R\_C\_N, PCIE\_CLK100M\_CAMERA\_P, PCIE\_CLK100M\_CAMERA\_N, PCIE\_CLK100M\_CAMERA\_C\_P, PCIE\_CLK100M\_CAMERA\_C\_N.

Clock Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Lists clock nets such as SYSCLK\_CLK32K\_RTCX1, SYSCLK\_CLK25M\_CAMERA, CLK25M\_CAM\_CLKP, CLK25M\_CAM\_XTALP\_R, CLK25M\_CAM\_XTALP\_L, CLK25M\_CAM\_XTALN, CLK25M\_CAM\_CLKN, SYSCLK\_CLK25M\_TBT, SYSCLK\_CLK25M\_TBT\_R, SYSCLK\_CLK25M\_X1, SYSCLK\_CLK25M\_X2, SDCLK\_CLK25M\_X2, SDCLK\_CLK25M\_X2\_R, SDCLK\_CLK25M\_X1.

Metadata box containing drawing title 'PCH Constraints 2', Apple logo, Apple Inc. name, drawing number, revision, branch, page number '113 OF 121', and sheet number '69 OF 76'. Includes a notice of proprietary property.

Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_40S, MEM\_50S, MEM\_70D, MEM\_73D.

Spacing Rule Sets

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_DATA2SELP, MEM\_DATA2OTHERMEM, MEM\_QS2OWNDATA, MEM\_CMD2CMD, MEM\_CMD2CTRL, MEM\_CTRL2CTRL, MEM\_CLK2CLK, MEM\_2OTHERMEM, MEM\_2PWR, MEM\_2GND, MEM\_2OTHER.

Memory to Power Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_PWR, MEM\_\*

Table with 3 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET. Rows include MEM\_70D, MEM\_TERM, MEM\_73D, MEM\_40S, MEM\_TERM, MEM\_50S.

Memory to GND Spacing

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include GND, MEM\_\*

Memory Bus Spacing Group Assignments

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DQS\_0 to MEM\_B\_DQS\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DQS\_0 to MEM\_B\_DQS\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*,\_DATA\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*,\_DATA\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CMD, MEM\_CTRL

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CLK

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_\*

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_A\_DATA\_0 to MEM\_B\_DATA\_7.

Memory Net Properties

Table with 4 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_TYPE. Rows include MEM\_A\_CLK0 to MEM\_B\_DQS7, MEM\_PWR, PP1V2 S3, PP0V6 S3 MEM VREFCA A, PP0V6 S3 MEM VREFDO A, PP0V6 S3 MEM VREFCA B, PP0V6 S3 MEM VREFDO B.

D

D

C

C

B

B

A

A

Metadata block containing: SYNC MASTER=CONSTRAINTS, SYNC DATE=09/25/2012, PAGE TITLE, Memory Constraints, Apple Inc. logo, DRAWING NUMBER <SCH\_NUM> D, REVISION <E4LABEL>, NOTICE OF PROPRIETARY PROPERTY, THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED, PAGE 114 OF 121, SHEET 70 OF 76.

### DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

#### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

#### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

### Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
TBT A E2D	TBTDP_80D	TBTDP_TX	TBT A E2D C P<1..0>
TBT A E2D	TBTDP_80D	TBTDP_TX	TBT A E2D C N<1..0>
TBT A E2D	TBTDP_80D	TBTDP_TX	TBT A E2D P<1..0>
TBT A E2D	TBTDP_80D	TBTDP_TX	TBT A E2D N<1..0>
DP TBTPA ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP TBTPA ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
DP TBTPA ML3	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
DP TBTPA ML3	DP_80D	DP_TX	DP A LSX ML P<1>
DP TBTPA ML3	DP_80D	DP_TX	DP A LSX ML N<1>
TBT A D2R	TBTDP_80D	TBTDP_TX	TBT A D2R C P<1..0>
TBT A D2R	TBTDP_80D	TBTDP_TX	TBT A D2R C N<1..0>
TBT A D2R1	TBTDP_80D	TBTDP_TX	TBT A D2R1 P<1>
TBT A D2R1	TBTDP_80D	TBTDP_TX	TBT A D2R1 N<1>
TBT A D2R1	TBTDP_80D	TBTDP_TX	TBT A D2R1 P<0>
TBT A D2R1	TBTDP_80D	TBTDP_TX	TBT A D2R1 N<0>
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH N
DP TBTPA AUXCH	DP_80D	DP_AUX	DP A AUXCH DDC P
DP TBTPA AUXCH	DP_80D	DP_AUX	DP A AUXCH DDC N
TBT A D2R1 AUXDDC	TBTDP_80D	TBTDP_TX	TBT A D2R1 AUXDDC P
TBT A D2R1 AUXDDC	TBTDP_80D	TBTDP_TX	TBT A D2R1 AUXDDC N
TBT B E2D	TBTDP_80D	TBTDP_TX	TBT B E2D C P<1..0>
TBT B E2D	TBTDP_80D	TBTDP_TX	TBT B E2D C N<1..0>
TBT B E2D	TBTDP_80D	TBTDP_TX	TBT B E2D P<1..0>
TBT B E2D	TBTDP_80D	TBTDP_TX	TBT B E2D N<1..0>
NC DP TBTPB ML CP<3..1:2>	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>
NC DP TBTPB ML CN<3..1:2>	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>
DP TBTPB ML P<3..1:2>	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
DP TBTPB ML N<3..1:2>	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
DP B LSX ML P<1>	DP_80D	DP_TX	DP B LSX ML P<1>
DP B LSX ML N<1>	DP_80D	DP_TX	DP B LSX ML N<1>
TBT B D2R	TBTDP_80D	TBTDP_TX	TBT B D2R C P<1..0>
TBT B D2R	TBTDP_80D	TBTDP_TX	TBT B D2R C N<1..0>
TBT B D2R	TBTDP_80D	TBTDP_TX	TBT B D2R P<1..0>
TBT B D2R	TBTDP_80D	TBTDP_TX	TBT B D2R N<1..0>
NC DP TBTPB AUXCH CP	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
NC DP TBTPB AUXCH CN	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
DP TBTPB AUXCH P	DP_80D	DP_AUX	DP TBTPB AUXCH P
DP TBTPB AUXCH N	DP_80D	DP_AUX	DP TBTPB AUXCH N
DP B AUXCH DDC P	DP_80D	DP_AUX	DP B AUXCH DDC P
DP B AUXCH DDC N	DP_80D	DP_AUX	DP B AUXCH DDC N
TBT B D2R1 AUXDDC P	TBTDP_80D	TBTDP_TX	TBT B D2R1 AUXDDC P
TBT B D2R1 AUXDDC N	TBTDP_80D	TBTDP_TX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

### Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
DP TBTSRC ML C P<3..0>	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
DP TBTSRC ML C N<3..0>	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
DP TBTSRC AUXCH C P	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
DP TBTSRC AUXCH C N	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT SPI CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT SPI MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT SPI MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT SPI CS L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
<b>Thunderbolt Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		115 OF 121	
SHEET		71 OF 76	

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=+1_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_20THER	*	=+4X_DIELECTRIC	?	MIPI_20THER	TOP, BOTTOM	=+6X_DIELECTRIC	?
MIPI_2CLK	*	=+8X_DIELECTRIC	?	MIPI_2CLK	TOP, BOTTOM	=+8X_DIELECTRIC	?
MIPI2K_20THER	*	=+7X_DIELECTRIC	?	MIPI2K_20THER	TOP, BOTTOM	=+10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPI2K_20THER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=+45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF	=+85_OHM_DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP, BOTTOM	=4X_DIELECTRIC	?
S2_DQS20NNDATA	*	=2X_DIELECTRIC	?	S2_DQS20NNDATA	TOP, BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP, BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP, BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP, BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP, BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP, BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP, BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?	S2MEM_20THER	TOP, BOTTOM	=10X_DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20NNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20NNDATA

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

### Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N
	S2_MEM_PWR		PP1V35_CAM
	S2_MEM_PWR		PP0V675_CAM_VREF
	S2_MEM_PWR		PP0V675_MEM_CAM_VREFCA
	S2_MEM_PWR		PP0V675_MEM_CAM_VREFDO

SYNC MASTER=141\_MLB SYNC DATE=01/30/2013

Camera Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 116 OF 121  
SHEET: 72 OF 76



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_450_R_50S	CHGR	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_450_R_50S	CHGR	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_450_R_50S	CHGR	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_450_R_50S	CHGR	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_450_R_50S	CHGR	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_450_R_50S	CHGR	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_450_R_50S	CHGR	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_450_R_50S	CHGR	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_450_R_50S	CHGR	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_450_R_50S	CHGR	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_P	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_N	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_R_P	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_N	50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_R_P	43 50
SENSE_DIFFPAIR	2T01_DIFFPAIR		CHGR_CSO_R_N	43 50

D

D

C


C

B

B

A

A

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			<BRANCH>
		PAGE	117 OF 121
		SHEET	73 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	-1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	-1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	-1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SR_POWER	CLK_PCIE	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM
SR_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE DIFFPAIR	THERM 1T01_45S	THERM	INLET THMSNS D1 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	INLET THMSNS D1 N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 R P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 R N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBTTHMSNS D2 N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	TBT MLBBOT THMSNS N 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 P 44
SENSE DIFFPAIR	THERM 1T01_45S	THERM	MLBBOT THMSNS D3 N 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	TBPTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	TBPTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS N 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUVCCIO50 CS P 44
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P 42 52
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N 42 52
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 P 42 52
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISNS2 N 42 52
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 P R 42 43
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	CPUIVR ISNS1 N R 42 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISUM R P 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	CPUIVR ISUM R N 42
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR P 42
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS CPUDDR N 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3S5 N 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3S5 P 42
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS 3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS CAMERA P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS CAMERA N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS P3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 P 42 55
SENSE DIFFPAIR	SENSE 1T01_P2MM	SENSE	ISNS 1V05_S0 N 42 55
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS BMON_GAIN N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING N 41 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_COMPUTING P 41 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_OTHER N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_OTHER P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LV2_S3 N 41 53
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LV2_S3 P 41 53
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS AIRPORT N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS AIRPORT P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS SSD N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS SSD P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LCDBKLT N 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS LCDBKLT P 41
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS PANEL N 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS PANEL P 43
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_GAIN N 43 44
SENSE DIFFPAIR	SENSE 1T01_45S	SENSE	ISNS HS_GAIN P 43 44
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R P 47
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R N 47
SENSE DIFFPAIR	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SENSE DIFFPAIR	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
SR_POWER	SR_POWER		PP3V3_S5 4 11 13 15 16 17 18 28 29 34 42
SR_POWER	SR_POWER		PP3V3_S0 52 64 65 77 88 99 60 62 64 71 73 75 77 78 79 80 82 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108
	GND		GND

SYNC MASTER=J41\_MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 118 OF 121

SHEET 74 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TY	SPACING	
SDDATA	SD_45SE			SDCONN_DATA<0..3> 33 34
SDCLK	SD_45SE			SDCONN_CLK 33 34
	SD_45SE			SDCONN_WP 33 34
	SD_45SE			SDCONN_CMD 33 34
	SD_45SE			SDCONN_DETECT_L 33 34
	SD_45SE	SPT		SD_SPI_CLK 34
	SD_45SE	SPT		SD_SPI_CS_L 34
	SD_45SE	SPT		SD_SPI_MOSI 34
	SD_45SE	SPT		SD_SPI_MISO 34
CLK_25M_45G				SDCLK_CLK_25M_X1 34 69
CLK_25M_45G				SDCLK_CLK25M_X2_R 34 69

D

D

C

C

B

B

A

A

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Project Specific Constraints			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
119 OF 121		75 OF 76	

8

7

6

5

4

3

2

1

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0  
 <RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1  
 <RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT  
 <RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>  
 Schematic Design Wiki - [https://hmts.ecs.apple.com/wiki/index.php/Schematic\\_Design](https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design)

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task  
 <rdar://component/497587> MobileMac HW | Schematic  
 <rdar://component/497585> MobileMac HW | New Bugs  
 <rdar://component/497588> MobileMac HW | Layout  
 <rdar://component/497590> MobileMac HW | Investigation  
 <rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=J41_MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	121 OF 121	
	SHEET	76 OF 76	