

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
8	0003549590	ENGINEERING RELEASED		2014-12-19

X304 MLB SCHEMATIC - DVT

Fri Dec 19 12:14:48 2014

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	YHARTANTO_J44	12/21/2012
2	2	BOM Configuration	SHART_J44	11/27/2012
3	3	BOM Configuration	J14	09/04/2012
4	4	PD Parts	LDUHN_J44	01/13/2013
5	5	CPU GFX,NCTF,RSVD	J41	10/23/2012
6	6	CPU Misc,JTAG,CFG,RSVD	J41	10/23/2012
7	7	CPU LPDDR3 Interfaces	J41	10/23/2012
8	8	CPU & PCH Power	J41	10/23/2012
9	9	CPU & PCH Grounds	J41	10/23/2012
10	10	CPU Decoupling	J41	10/23/2012
11	12	PCH Decoupling	J41	10/23/2012
12	13	PCH Audio/JTAG/SATA/CLK	J41	12/17/2012
13	14	PCH PM/PCI/GFX	J41	02/21/2013
14	15	PCH PCIe,USB,LPC,SPI,SMBus	J41	10/23/2012
15	16	PCH GPIO/MISC/LPIO	J41	01/19/2013
16	18	CPU/PCH Merged XDP	WFERRY_J43	12/21/2012
17	19	Chipset Support	J41	01/30/2013
18	20	Project Chipset Support	J41	10/23/2012
19	22	LPDDR3 VREF Margining	YHARTANTO_J44	01/02/2013
20	23	LPDDR3 DRAM Channel A (00-31)	J41_MLB	02/06/2013
21	24	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	25	LPDDR3 DRAM Channel B (00-31)	J41_MLB	02/06/2013
23	26	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	27	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	28	Thunderbolt Host (1 of 2)	T29_RR	01/19/2013
26	29	Thunderbolt Host (2 of 2)	T29_RR	12/17/2012
27	30	Thunderbolt Mobile Support	T29_RR	11/19/2012
28	32	Thunderbolt Connector A	T29_RR	10/26/2012
29	33	Thunderbolt Connector B	T29_RR	10/26/2012
30	34	DDC Crossbar	J14	10/23/2012
31	35	Wireless Support	J41	11/01/2012
32	37	SSD Connector	YHARTANTO_J44	12/18/2012
33	39	Camera (1 of 2)	J45	01/24/2013
34	40	Camera (2 of 2)	J41	12/21/2012
35	46	External A USB3 Connector	J41	10/23/2012
36	48	Keyboard & Trackpad (1 of 2)	JACK_J52	01/28/2014
37	49	Keyboard & Trackpad (2 of 2)	JACK_J52	01/31/2014
38	50	SMC	JACK_J52	11/07/2013
39	51	SMC Shared Support	JACK_J52	10/24/2013
40	52	SMC Project Support	JACK_J52	11/07/2013
41	53	SMBus Connections	GKOO_J52	12/06/2013
42	54	Power Sensors: High Side	JACK_J52	12/15/2013

Page	(.csa)	Contents	Sync	Date
43	55	Power Sensors: Load Side	JACK_J52	12/06/2013
44	56	Power Sensors: Extended	JACK_J52	10/26/2013
45	58	Thermal Sensors	YHARTANTO_J44	01/07/2013
46	60	Fan	J41	10/23/2012
47	61	SPI Debug Connector	YHARTANTO_J44	01/09/2013
48	62	Audio: Codec,Analog	JCURCIO_J44	05/13/2013
49	63	Audio: Codec,Digital	JCURCIO_J44	07/25/2013
50	64	Audio: Speaker Amps	DIRK_J44	01/09/2013
51	65	Audio: Jack Support	JCURCIO_J44	07/25/2013
52	66	Audio: Jack Translators	JCURCIO_J44	05/13/2013
53	70	DC-In & Battery Connectors	YHARTANTO_J44	01/09/2013
54	71	PBus Supply & Battery Charger	AHARTMAN_J52	11/06/2013
55	72	CPU VR12.6 VCC Regulator IC	J41	10/23/2012
56	73	CPU VR12.6 VCC Power Stage	J41	10/23/2012
57	74	LPDDR3 Supply	J41_MLB	05/21/2013
58	75	5V & 3.3V Power Supply	J14	10/23/2012
59	76	1.05V Power Supply	AHARTMAN_J52	10/29/2013
60	77	LCD & KBD Backlight Driver	SHART_J44	11/20/2012
61	78	Misc Power Supplies	AHARTMAN_J52	11/06/2013
62	79	X239 Power Supply	AHARTMAN_J52	11/06/2013
63	80	Power FETs	J41	10/23/2012
64	81	Power Control	AHARTMAN_J52	11/06/2013
65	83	eDP Display Connector	GKOO_J52	05/04/2014
66	95	RIO Connector	GKOO_J52	05/01/2014
67	97	Display Mux: HDMI vs DP	SRAMAN_J44	01/29/2013
68	100	Power Aliases	SHART_J44	01/14/2013
69	102	Signal Aliases	SHART_J44	11/19/2012
70	103	Memory Bit & Byte Swizzle	AHARTMAN_J52	10/29/2013
71	104	Functional & ICT Test	GKOO_J52	12/06/2013
72	110	PCB Rule Definitions	YHARTANTO_J44	12/14/2012
73	111	CPU Constraints	YHARTANTO_J44	01/13/2013
74	112	USB Constraints	YHARTANTO_J44	01/07/2013
75	113	PCH Constraints	YHARTANTO_J44	01/08/2013
76	114	Memory Constraints	YHARTANTO_J44	01/02/2013
77	115	TBT,DP,HDMI Constraints	GKOO_J52	12/06/2013
78	116	Camera Constraints	YHARTANTO_J44	01/09/2013
79	117	SMC Constraints	YHARTANTO_J44	01/02/2013
80	118	Project Specific Constraints	YHARTANTO_J44	01/04/2013
81	119	PCIe Constraints	YHARTANTO_J44	01/13/2013
82	120	Reference	J14	10/23/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1573	1	SCHEM,MLB,X304	SCH	CRITICAL	
820-4924	1	PCBF,MLB,X304	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,X304	
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	1 OF 120	
	SHEET	1 OF 82	

8

7

6

5

4

3

2

1

BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include X304_COMMON, X304_COMMON1, X304_COMMON2, X304_COMMON3, X304_PROGPARTS, X304_DEVEL:ENG, X304_DEVEL:DVT, X304_DEVEL:PVT, and ENGISNS.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 337S00107, 337S00108, 337S00109.

DVT

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 998-7866, 338S1247, 338S1264, 376S1194, 376S1193, 376S00036, 376S00037.

Programmables (All Builds)

TBT

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Row includes 341S00192.

SMC

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Row includes 341S3982.

EFI ROM

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Row includes 341S00235.

Variable BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Row includes X304_COMMON4.

Development/Base BOMS

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 685-1314, 985-1319.

Sub-BOMS

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Row includes 685-1318.

Main DRAM SPD Straps

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include RAM_16G_HYNIX_1600, RAM_16G_HYNIX_1866, RAM_8G_HYNIX_1600, RAM_8G_HYNIX_1866, RAM_4G_HYNIX_1600, RAM_4G_HYNIX_1866, RAM_16G_ELPIDA_1600, RAM_16G_ELPIDA_1866, RAM_8G_ELPIDA_1600, RAM_8G_ELPIDA_1866, RAM_4G_ELPIDA_1600, RAM_4G_ELPIDA_1866, RAM_8G_SAMSUNG_1600, RAM_8G_SAMSUNG_1866, RAM_4G_SAMSUNG_1600, RAM_4G_SAMSUNG_1866.

Strategic Silicon

Table with 3 columns: PART#, STRATEGIC VALUE, COMMENT. Rows include 337S00068, 337S00069, 337S00070, 337S00071, 353800200, 33380786, 33380784, 33380792, 33380790, 333800004, 31180597, 35980197, 338S1247, 35383931, 35383812, 35383814, 353800095, 35383328, 34380511, 338S1264, 33380700, 33380704, 35383054, 34380649, 35384080, 35382888, 35382958, 35382929, 353800036, 35384160, 34380666, 341S3982, 341S00192, 341S00235.

Main DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 333S0783, 333S0784, 333S0785, 333S0786, 333S0787, 333S0788, 333S0789, 333S0790, 333S0791, 333S0792, 333S0793, 333S0794, 333S00003, 333S00004, 333S00001, 333S00002.

S2 DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Row includes 333S0700.

BOM Configuration box containing Apple Inc. logo, drawing number 051-1573, revision 8.0.0, and a notice of proprietary property.

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-1314	COMMON,MLB,X304	X304_COMMON
985-1319	DEV,MLB,X304	X304_DEVEL:ENG
639-00772	MLB,BDW2+3,2.7GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_HYNIX_1866
639-00773	MLB,BDW2+3,2.7GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_16G_HYNIX_1866
639-00774	MLB,BDW2+3,2.7GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_ELPIDA_1866
639-00775	MLB,BDW2+3,2.7GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_16G_ELPIDA_1866
639-00776	MLB,BDW2+3,2.7GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.7G,RAM_8G_SAMSUNG_1866
639-00777	MLB,BDW2+3,2.9GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_HYNIX_1866
639-00778	MLB,BDW2+3,2.9GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_16G_HYNIX_1866
639-00779	MLB,BDW2+3,2.9GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_ELPIDA_1866
639-00780	MLB,BDW2+3,2.9GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_16G_ELPIDA_1866
639-00781	MLB,BDW2+3,2.9GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:2.9G,RAM_8G_SAMSUNG_1866
639-00782	MLB,BDW2+3,3.1GHz,8GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_HYNIX_1866
639-00783	MLB,BDW2+3,3.1GHz,16GB-HY-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_16G_HYNIX_1866
639-00784	MLB,BDW2+3,3.1GHz,8GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_ELPIDA_1866
639-00785	MLB,BDW2+3,3.1GHz,16GB-EP-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_16G_ELPIDA_1866
639-00786	MLB,BDW2+3,3.1GHz,8GB-SM-1866,X304	BASE_BOM,DEVEL_BOM,CPU_BDW23:3.1G,RAM_8G_SAMSUNG_1866

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00035	PCBA,MLB,NO CPU,X304	BASE_BOM,DEVEL_BOM,RAM_8G_HYNIX_1866
639-00036	PCBA,MLB,CPU SOCKET,X304	BASE_BOM,DEVEL_BOM,CPU_SOCKET,RAM_8G_HYNIX_1866
685-1318	VCORE FET,VSHY,X304	VCORE_FET:VSHY
685-00022	VCORE FET,ONSMI,X304	VCORE_FET:ONSMI

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00022	685-1318		ALL	
333S0704	333S0700		ALL	

Onsemi alt to Vishay for CPU Core Mosfets
Elpida alt to Hynix for S2 Camera DDR3 Memory

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	
128S0311	128S0329		ALL	
138S0739	138S0706		ALL	
197S0481	197S0480		ALL	
152S0461	152S1645		ALL	
376S1080	376S0820		ALL	

Diodes alt to Fairchild
NEC alt to Sanyo
Samsung alt to Murata
Epson alt to NDK
Cyntec alt to Vishay
Diodes alt to On Semi

138S0725	138S0724		ALL	
376S00074	376S0855		ALL	
376S1129	376S0855		ALL	
376S1089	376S1128		ALL	
353S3452	353S1286		ALL	

Samsung alt to Murata
Toshiba alt for Diodes Dual
NXP Alt for Diodes Dual
NXP Alt for Diodes Single
Maxim alt to Microchip

128S0364	128S0264		ALL	
107S0254	107S0241		ALL	
138S0843	138S0674		ALL	

Sanyo 2nd Factory alt
Cyntec alt to TFT
Samsung alt to Murata (BKLT)

138S0846	138S0811		ALL	
197S0542	197S0544		ALL	
197S0545	197S0544		ALL	

Samsung alt to Murata (BKLT)
NDK alt to TXC
Epson alt to TXC

107S0248	107S0250		ALL	
127S0164	127S0162		ALL	
353S4070	353S4069		ALL	
353S4068	353S4069		ALL	
353S3814	353S3812		ALL	
311S0649	311S0541		ALL	
138S0614	138S0578		ALL	
155S0694	155S0387		ALL	
155S0660	155S0513		ALL	

TFT alt to Cyntec
Rohm alt to Vishay
Pericom alt to TI DP Mux U9750
NXP alt to TI DP Mux U9750
TI alt to NXP
ONsemi alt to Toshiba
Murata, TDK, Samsung, Taiyo Yuden alt to Murata, TDK
Murata alt to TDK
Murata alt to TDK

740S00003	740S0135		ALL	
138S0738	138S1101		ALL	
353S00095	353S3328		ALL	
311S00007	311S0426		ALL	
128S0398	128S0220		ALL	
128S0386	128S0284		ALL	
128S0397	128S0325		ALL	
377S00011	377S0184		ALL	
377S0155	377S0184		ALL	
155S0914	155S0897		ALL	
371S0558	371S0713		ALL	
128S0436	128S0392		ALL	
128S0445	128S0392		ALL	
353S00034	353S2220		ALL	
311S00014	311S0515		ALL	
311S00008	311S0271		ALL	
197S0479	197S0478		ALL	
311S00013	311S0508		ALL	
376S00014	376S0761		ALL	
371S00019	371S0463		ALL	
371S00018	371S0619		ALL	
311S00015	311S0450		ALL	
371S00017	371S0749		ALL	

AEM alt to Tyco
Samsung alt to Murata for LCD BKL caps
Pericom alt to TI
Diodes alt to NXP
Kemet alt to Sanyo
Kemet alt to Sanyo
Kemet alt to Sanyo
Infineon alt to Infineon
On Semi alt to Infineon
Panasonic alt to TDK
ST Micro alt to Diodes
Kemet alt to Sanyo
Panasonic alt to Sanyo
Pericom alt to Fairchild
Diodes alt to NXP
Diodes alt to NXP
Epson alt to NDK
Diodes alt to NXP
Toshiba alt to Vishay
Rohm alt to Rohm
Rohm alt to Rohm
Diodes alt to NXP
Diodes alt to Onsemi

353S00107	353S3239	ANY	ALL	
107S00024	107S0226		ALL	
372S0186	372S0185		ALL	
353S00231	353S3987		ALL	
353S00135	353S2220		ALL	
353S00133	353S2741		ALL	
131S00040	131S00041		ALL	
107S00015	107S00011		ALL	
107S00031	107S00032		ALL	
107S00029	107S00030		ALL	

Onsemi alt to Intersil
Yageo alt to Cyntec
NXP alt to Diodes
NXP alt to TI
Onsemi alt to Fairchild
Onsemi alt to TI
Murata alt to Taiyo Yuden
TFT alt to Cyntec
TFT alt to Cyntec
TFT alt to Cyntec

SYNC MASTER=T14 SYNC DATE=09/04/2012

BOM Configuration


Apple Inc.

DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 3 OF 120
SHEETS: 3 OF 82


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1


Shield Cans




Mounting Holes & Slots




Memory Shield CAN (806-00037)




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-00165)




SSD STANDOFF (860-00164)




FAN STANDOFF (860-00183)




POGO PINS (870-00607)



RIO FLEX BRACKET BOSSES (860-00166)



IPD FLEX BRACKET BOSSES (860-00166)



SYNC MASTER=LUNN J44		SYNC DATE=01/13/2013	
PAGE TITLE			
PD Parts		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		dvt1	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		4 OF 120	
BOM_COST_GROUP=PD PARTS		SHEET	
		4 OF 82	

8 7 6 5 4 3 2 1

D

D

C




C

B

B


A

A



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU GFX, NCTF, RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		dv1	
		PAGE	5 OF 120
		SHEET	5 OF 82

BOM_COST_GROUP=CPU



CFG<10>:SAFE MODE BOOT 1 = NORMAL OPERATION 0 = POWER FEATURES NOT ACTIVE



CFG<9> :NO SVID-CAPABLE VR 1 = VR SUPPORTS SVID 0 = VR DOES NOT SUPPORT SVID

CFG<8> :ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED

CFG<4> :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED

CFG<1> :PCH-LESS MODE 1 = NORMAL OPERATION 0 = PCH-LESS MODE

CFG<0> :RESET SEQUENCE STALL 1 = NORMAL OPERATION 0 = STALL AFTER PCU PLL LOCK




SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU Misc, JTAG, CFG, RSVD		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BDW-ULT current estimates from Broadwell Mobile ULT Processor EDS vol.1 Doc# 514405, Rev.: 0.9v1
 Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.


OMIT TABLE
 CRITICAL

U0500	BROADWELL-ULT	2C+GT2 BGA	SYM 12 OF 19	HSW ULT POWER	VCC	C36	=PPVCC_S0_CPU	32A Max
					VCC	C40		
					VCC	C44		
					VCC	C48		
					VCC	C52		
					VCC	C56		
					VCC	E23		
					VCC	E25		
					VCC	E27		
					VCC	E29		
					VCC	E31		
					VCC	E33		
					VCC	E35		
					VCC	E37		
					VCC	E39		
					VCC	E41		
					VCC	E43		
					VCC	E45		
					VCC	E47		
					VCC	E49		
					VCC	E51		
					VCC	E53		
					VCC	E55		
					VCC	E57		
					VCC	F24		
					VCC	F28		
					VCC	F32		
					VCC	F36		
					VCC	F40		
					VCC	F44		
					VCC	F48		
					VCC	F52		
					VCC	F56		
					VCC	G23		
					VCC	G25		
					VCC	G27		
					VCC	G29		
					VCC	G31		
					VCC	G33		
					VCC	G35		
					VCC	G37		
					VCC	G39		
					VCC	G41		
					VCC	G43		
					VCC	G45		
					VCC	G47		
					VCC	G49		
					VCC	G51		
					VCC	G53		
					VCC	G55		
					VCC	G57		
					VCC	H23		
					VCC	J23		
					VCC	K23		
					VCC	K57		
					VCC	L22		
					VCC	M23		
					VCC	M57		
					VCC	P57		
					VCC	U57		
					VCC	W57		

OMIT TABLE
 CRITICAL



SYNC MASTER=J41 SYNC DATE=10/23/2012
 PAGE TITLE
CPU & PCH Power
 Apple Inc.
 DRAWING NUMBER: 051-1573 SIZE: D
 REVISION: 8.0.0
 BRANCH: dvt1
 PAGE: 8 OF 120
 SHEET: 8 OF 82
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BOM_COST_GROUP=CPU



OMIT TABLE
CRITICAL

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 14 OF 19

A11	vss	AJ35	vss
A14	vss	AJ39	vss
A18	vss	AJ41	vss
A24	vss	AJ43	vss
A28	vss	AJ45	vss
A32	vss	AJ47	vss
A36	vss	AJ50	vss
A40	vss	AJ52	vss
A44	vss	AJ54	vss
A48	vss	AJ56	vss
A52	vss	AJ58	vss
A56	vss	AJ60	vss
AA1	vss	AJ63	vss
AA58	vss	AK23	vss
AB10	vss	AK3	vss
AB20	vss	AK52	vss
AB22	vss	AL10	vss
AB7	vss	AL13	vss
AC61	vss	AL17	vss
AD21	vss	AL20	vss
AD3	vss	AL22	vss
AD63	vss	AL23	vss
AE10	vss	AL26	vss
AE5	vss	AL29	vss
AE58	vss	AL31	vss
AF11	vss	AL33	vss
AF12	vss	AL36	vss
AF14	vss	AL39	vss
AF15	vss	AL40	vss
AF17	vss	AL45	vss
AF18	vss	AL46	vss
AG1	vss	AL51	vss
AG11	vss	AL52	vss
AG21	vss	AL54	vss
AG23	vss	AL57	vss
AG60	vss	AL60	vss
AG61	vss	AL61	vss
AG62	vss	AM1	vss
AG63	vss	AM17	vss
AH17	vss	AM23	vss
AH19	vss	AM31	vss
AH20	vss	AM52	vss
AH22	vss	AN17	vss
AH24	vss	AN23	vss
AH28	vss	AN31	vss
AH30	vss	AN32	vss
AH32	vss	AN35	vss
AH34	vss	AN36	vss
AH36	vss	AN39	vss
AH38	vss	AN40	vss
AH40	vss	AN42	vss
AH42	vss	AN43	vss
AH44	vss	AN45	vss
AH49	vss	AN46	vss
AH51	vss	AN48	vss
AH53	vss	AN49	vss
AH55	vss	AN51	vss
AH57	vss	AN52	vss
AJ13	vss	AN60	vss
AJ14	vss	AN63	vss
AJ23	vss	AN7	vss
AJ25	vss	AP10	vss
AJ27	vss	AP17	vss
AJ29	vss	AP20	vss

OMIT TABLE
CRITICAL


U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 15 OF 19

AP22	vss	AV59	vss
AP23	vss	AV8	vss
AP26	vss	AW16	vss
AP29	vss	AW24	vss
AP3	vss	AW33	vss
AP31	vss	AW35	vss
AP38	vss	AW37	vss
AP39	vss	AW4	vss
AP48	vss	AW40	vss
AP52	vss	AW42	vss
AP54	vss	AW44	vss
AP57	vss	AW47	vss
AR11	vss	AW50	vss
AR15	vss	AW51	vss
AR17	vss	AW59	vss
AR23	vss	AW60	vss
AR31	vss	AY11	vss
AR33	vss	AY16	vss
AR39	vss	AY18	vss
AR43	vss	AY22	vss
AR49	vss	AY24	vss
AR5	vss	AY26	vss
AR52	vss	AY30	vss
AT13	vss	AY33	vss
AT35	vss	AY4	vss
AT37	vss	AY51	vss
AT40	vss	AY53	vss
AT42	vss	AY57	vss
AT43	vss	AY59	vss
AT46	vss	AY6	vss
AT49	vss	B20	vss
AT61	vss	B24	vss
AT62	vss	B26	vss
AT63	vss	B28	vss
AU1	vss	B32	vss
AU16	vss	B36	vss
AU18	vss	B4	vss
AU20	vss	B40	vss
AU22	vss	B44	vss
AU24	vss	B48	vss
AU26	vss	B52	vss
AU28	vss	B56	vss
AU30	vss	B60	vss
AU33	vss	C11	vss
AU51	vss	C14	vss
AU53	vss	C18	vss
AU55	vss	C20	vss
AU57	vss	C25	vss
AU59	vss	C27	vss
AV14	vss	C38	vss
AV16	vss	C39	vss
AV20	vss	C57	vss
AV24	vss	D12	vss
AV28	vss	D14	vss
AV33	vss	D18	vss
AV34	vss	D2	vss
AV36	vss	D21	vss
AV39	vss	D23	vss
AV41	vss	D25	vss
AV43	vss	D26	vss
AV46	vss	D27	vss
AV49	vss	D29	vss
AV51	vss	D30	vss
AV55	vss	D31	vss

OMIT TABLE
CRITICAL

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 16 OF 19

D33	vss	H17	vss
D34	vss	H57	vss
D35	vss	J10	vss
D37	vss	J22	vss
D38	vss	J59	vss
D39	vss	J63	vss
D41	vss	K1	vss
D42	vss	K12	vss
D43	vss	L13	vss
D45	vss	L15	vss
D46	vss	L17	vss
D47	vss	L18	vss
D49	vss	L20	vss
D5	vss	L58	vss
D50	vss	L61	vss
D51	vss	L7	vss
D53	vss	M22	vss
D54	vss	N10	vss
D55	vss	N3	vss
D57	vss	P59	vss
D59	vss	P63	vss
D62	vss	R10	vss
D8	vss	R22	vss
E11	vss	R8	vss
E17	vss	T1	vss
F20	vss	T58	vss
F26	vss	U20	vss
F30	vss	U22	vss
F34	vss	U61	vss
F38	vss	U9	vss
F42	vss	V10	vss
F46	vss	V3	vss
F50	vss	V7	vss
F54	vss	W20	vss
F58	vss	W22	vss
F61	vss	Y10	vss
G18	vss	Y59	vss
G22	vss	Y63	vss
G3	vss	V58	vss
G5	vss	AH46	vss
G6	vss	V23	vss
G8	vss	E62	vss
H13	vss	AH16	vss





SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU & PCH Grounds			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	9 OF 120
		SHEET	9 OF 82
		BOM_COST_GROUP=CPU	

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
 Apple implementation : 18x 22uF 0603 stuff, 80x 22uF 0603 nostuff

==PPVCC_S0_CPU




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0942	18	CAP,CER,10UF,20%,4V,X6S,HRZTL,0402		CRITICAL	

C1000,C1004,C1008,C1012,C1018,C1019,C1020,C1022,C1026,C1034,C1065,C1070,C1074,C105A,C105C,C105D,C104F,C105F

CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603
 Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402

==PPVMEMIO_S0_CPU




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	6	CAP,CER,10UF,20%,6.3V,HRZTL,0402		CRITICAL	

C1050,C1051,C1052,C1053,C1054,C1055

CPU VCC Decoupling

NOTE: 38X capacitors are STUFFED and have been changed to 12pF for Noise Floor Reasons (Radar # 17754026).

SYNC MASTER=141		SYNC DATE=10/23/2012	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	051-1573
Apple logo		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	10 OF 120
		SHEET	10 OF 82
		BOM_COST_GROUP=CPU	




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	1	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C1262	CRITICAL	

Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
PCH Decoupling		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	12 OF 120
		SHEET	11 OF 82

BOM_COST_GROUP=CPU



SYNC MASTER=J41 SYNC DATE=12/17/2012
PAGE TITLE


PCH Audio/JTAG/SATA/CLK

DRAWING NUMBER: 051-1573 SIZE: D
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 13 OF 120
SHEET: 12 OF 82

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU



SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.

=PP3V3 S5_PCH_GPIO	15 68
=PP3V3 S0_PCH_GPIO	12 13 15 18 26 65 68
R1405 1K	1 2 5% 1/20W MF 201 13 16 38 75
R1410 10K	1 2 5% 1/20W MF 201 13 27 38
R1452 10K	1 2 5% 1/20W MF 201 13 31 33 75
R1455 10K	1 2 5% 1/20W MF 201 13 38 71
R1460 100K	1 2 5% 1/20W MF 201 13 38 64
R1461 100K	1 2 5% 1/20W MF 201 13 18 31 37 38 64 66
R1462 100K	1 2 5% 1/20W MF 201 13 17 18 38 64 66 71
R1463 100K	1 2 5% 1/20W MF 201 13 18 38
R1464 100K	1 2 5% 1/20W MF 201 13 64
R1430 100K	1 2 5% 1/20W MF 201 13 65
R1431 100K	1 2 5% 1/20W MF 201 13 65
R1440 100K	1 2 5% 1/20W MF 201 13 26
R1441 10K	1 2 5% 1/20W MF 201 13 38
R1442 100K	1 2 5% 1/20W MF 201 13 71
R1443 100K	1 2 5% 1/20W MF 201 13 32
R1445 100K	1 2 5% 1/20W MF 201 13 71
R1446 100K	1 2 5% 1/20W MF 201 13 69
R1447 100K	1 2 5% 1/20W MF 201 13 71
R1448 100K	1 2 5% 1/20W MF 201 13 64
R1449 100K	1 2 5% 1/20W MF 201 13 71

SYNC MASTER=J41 SYNC DATE=02/21/2013

PCH PM/PCI/GFX

Apple Inc.

DRAWING NUMBER: 051-1573 D

REVISION: 8.0.0


BRANCH: dvt1

PAGE: 14 OF 120

SHEET: 13 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU



PCie Port Assignments:

Thunderbolt lane 0	PCIE_TBT_D2R_N<0>	F10	PERN5_L0
	PCIE_TBT_D2R_P<0>	E10	PERP5_L0
	PCIE_TBT_R2D_C_N<0>	C23	PETN5_L0
	PCIE_TBT_R2D_C_P<0>	C22	PETP5_L0
Thunderbolt lane 1	PCIE_TBT_D2R_N<1>	F8	PERN5_L1
	PCIE_TBT_D2R_P<1>	E8	PERP5_L1
	PCIE_TBT_R2D_C_N<1>	B23	PETN5_L1
	PCIE_TBT_R2D_C_P<1>	A23	PETP5_L1
Thunderbolt lane 2	PCIE_TBT_D2R_N<2>	H10	PERN5_L2
	PCIE_TBT_D2R_P<2>	G10	PERP5_L2
	PCIE_TBT_R2D_C_N<2>	B21	PETN5_L2
	PCIE_TBT_R2D_C_P<2>	C21	PETP5_L2
Thunderbolt lane 3	PCIE_TBT_D2R_N<3>	E6	PERN5_L3
	PCIE_TBT_D2R_P<3>	F6	PERP5_L3
	PCIE_TBT_R2D_C_N<3>	B22	PETN5_L3
	PCIE_TBT_R2D_C_P<3>	A21	PETP5_L3
AirPort	PCIE_AP_D2R_N	G11	PERN3
	PCIE_AP_D2R_P	F11	PERP3
	PCIE_AP_R2D_C_N	C29	PETN3
	PCIE_AP_R2D_C_P	B30	PETP3
Reserved: FireWire	TP_PCIE_FW_D2RN	F13	PERN4
	TP_PCIE_FW_D2RP	G13	PERP4
	TP_PCIE_FW_R2D_CN	B29	PETN4
	TP_PCIE_FW_R2D_CP	A29	PETP4
SD Card Reader (& Ethernet if combo)	USB3RPCIE_SD_D2R_N	G17	PERN1/USB3RN3
	USB3RPCIE_SD_D2R_P	F17	PERP1/USB3RP3
	USB3RPCIE_SD_R2D_C_N	C30	PETN1/USB3TN3
	USB3RPCIE_SD_R2D_C_P	C31	PETP1/USB3TP3
Camera	PCIE_CAMERA_D2R_N	F15	PERN2/USB3RN4
	PCIE_CAMERA_D2R_P	G15	PERP2/USB3RP4
	PCIE_CAMERA_R2D_C_N	B31	PETN2/USB3TN4
	PCIE_CAMERA_R2D_C_P	A31	PETP2/USB3TP4

11 PP1V05_S0SW_PCH_VCCUSB3PLL 75 PCH_PCIE_RCOMP



OMIT TABLE CRITICAL

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 11 OF 19

PERN5_L0	PERN5_L1	PERN5_L2	PERN5_L3	PERN3	PERN4	PERN1/USB3RN3	PERN2/USB3RN4	RSVD	RSVD	PCIE_RCOMP	PCIE_IREF
PERP5_L0	PERP5_L1	PERP5_L2	PERP5_L3	PERP3	PERP4	PERP1/USB3RP3	PERP2/USB3RP4	RSVD	RSVD	PCIE_RCOMP	PCIE_IREF
PETN5_L0	PETN5_L1	PETN5_L2	PETN5_L3	PETN3	PETN4	PETN1/USB3TN3	PETN2/USB3TN4	RSVD	RSVD	PCIE_RCOMP	PCIE_IREF
PETP5_L0	PETP5_L1	PETP5_L2	PETP5_L3	PETP3	PETP4	PETP1/USB3TP3	PETP2/USB3TP4	RSVD	RSVD	PCIE_RCOMP	PCIE_IREF

OMIT TABLE CRITICAL

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 7 OF 19

LAD0	LAD1	LAD2	LAD3	LFRAME*	SPI_CLK (IPU)	SPI_CS0* (IPU)	SPI_CS1* (IPU)	SPI_CS2* (IPU)	SPI_MOSI (IPU/TPU)	SPI_MISO (IPU)	SPI_IO2 (TPU)	SPI_IO3 (TPU)
LAD0	LAD1	LAD2	LAD3	LFRAME*	SPI_CLK (IPU)	SPI_CS0* (IPU)	SPI_CS1* (IPU)	SPI_CS2* (IPU)	SPI_MOSI (IPU/TPU)	SPI_MISO (IPU)	SPI_IO2 (TPU)	SPI_IO3 (TPU)


USB2N0	USB2P0	USB2N1	USB2P1	USB2N2	USB2P2	USB2N3	USB2P3	USB2N4	USB2P4	USB2N5	USB2P5	USB2N6	USB2P6	USB2N7	USB2P7
AN8	AM8	AR7	AT7	AR8	AF8	AR10	AT10	AM15	AL15	AM13	AN13	AP11	AN11	AR13	AP13
USB_EXTN_N	USB_EXTN_P	USB_EXTB_N	USB_EXTB_P	USB_BT_N	USB_BT_P	USB_IR_N	USB_IR_P	USB_TPAD_N	USB_TPAD_P	TP_USB_5N	TP_USB_5P	TP_USB_CAMERAN	TP_USB_CAMERAP	TP_USB_SDN	TP_USB_SDP
35 74	35 74	66 74	66 74	31 74	31 74	69	69	36 71 74	36 71 74	69	69	69	69	69	69

USB Port Assignments:

Ext A (LS/FS/HS)
Ext B (LS/FS/HS)
BT
IR
Trackpad
Unused
Reserved: Camera
Reserved: SD (HS)

USB3 Port Assignments:

Ext A (SS)
Ext B (SS)




SMLALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

=PP3V3_SUS_PCH_GPIO 68
=PP3V3_SUS_PCH_VCC_SPI 8 11 68








R1580	100K	1	2	XDP_USB_EXTN_OC_L	14 16
R1581	100K	1	2	XDP_USB_EXTB_OC_L	14 16
R1582	100K	1	2	XDP_USB_EXTC_OC_L	14 16
R1583	100K	1	2	XDP_USB_EXTD_OC_L	14 16
R1548	1K	1	2	SPI_IO<2>	14 47 75
R1549	1K	1	2	SPI_IO<3>	14 47 75
R1590	100K	1	2	PCH_SMBALERT_L	14
R1591	100K	1	2	WOL_EN	14 71

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE PCH PCie, USB, LPC, SPI, SMBus			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 15 OF 120		SHEET 14 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H





GPIO12:
 CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
 RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC

OMIT_TABLE
 CRITICAL
 U0500
 BROADWELL-ULT
 2C+CT2
 BGA
 SYM 10 OF 19
 BMBUS*/GPIO76

GPIO	Function
P1	XDP_PCH_GPIO76
AU2	XDP_MLB_RAMCFG0
AM7	HDMI_TBT_MUX_SEL_GPIO12
AD6	TP_MEM_VDD_SEL_1V5_L
Y1	XDP_LPCPLUS_GPIO
T3	XDP_PCH_GPIO17
AD5	SD_RESET_L
AN5	SMC_WAKE_SCI_L
AD7	TPAD_SPI_INT_GPIO28_L
AN3	TPAD_USB_IF_EN
AG6	SSD_PWR_EN
AP1	PCH_TBT_PCIE_RESET_L
AL4	HDD_PWR_EN
AT5	XDP_SDCONN_STATE_CHANGE_L
AK4	SD_PWR_EN
AB6	TBT_PWR_EN
U4	XDP_JTAG_ISP_TCK
Y3	XDP_JTAG_ISP_TDI
P3	JTAG_TBT_TMS_PCH
Y2	PCH_HSIO_PWR_EN
AT3	TPAD_SPI_IF_EN
AH4	XDP_MLB_RAMCFG3
AM4	SPIROM_USE_MLB
AG5	CAMERA_PWR_EN_PCH
AG3	TPAD_SPI_INT_GPIO46_L
AM3	XDP_MLB_RAMCFG1
AM2	XDP_MLB_RAMCFG2
P2	SSD_SR_EN_L
C4	AP_SOIX_WAKE_SEL
L2	SSD_RESET_L
N5	CAM_PCIE_RESET_L
V2	PCH_TCO_TIMER_DISABLE
P26	TBT_POC_RESET_L
P15	BT_PWRRST_L
P40	PCH_STRP_TOPBLK_SWP_L
P15	ENET_MEDIA_SENSE
P65	LCD_IRO_L
P15	LCD_PSR_EN

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).



Pull-up on TBT page
 Requires connection to SMC via 1K series R

GPIO	Value	Part	Notes
PCH_GPIO_CS_L	100K	R1660	
PCH_GPIO_CLK	100K	R1661	
PCH_GPIO_MISO	100K	R1662	
PCH_GPIO_MOSI	100K	R1663	
TPAD_SPI_CS_L	47K	R1664	
TPAD_SPI_CLK	47K	R1665	
TPAD_SPI_MISO	47K	R1666	
TPAD_SPI_MOSI	47K	R1667	
AP_SOIX_WAKE_L	100K	R1668	
HDMITBTMUX_FLAG_L	100K	R1669	
PCH_UART1_RXD	100K	R1672	
PCH_UART1_TXD	100K	R1673	
PCH_UART1_RTS_L	100K	R1674	
PCH_UART1_CTS_L	100K	R1675	
PCH_I2C0_SDA	100K	R1676	
PCH_I2C0_SCL	100K	R1677	
PCH_I2C1_SDA	100K	R1678	
PCH_I2C1_SCL	100K	R1679	

R1616 should also be stuffed if platform does not use SD card

STUFFED R1632

SYNC MASTER=J41		SYNC DATE=01/19/2013	
PAGE TITLE			
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	16 OF 120
		SHEET	15 OF 82
		BOM COST GROUP=CPU	

Extra BPM Testpoints

- 73 6 XDP_BPM_L<2> TP1802
- 73 6 XDP_BPM_L<3> TP1803
- 73 6 XDP_BPM_L<4> TP1804
- 73 6 XDP_BPM_L<5> TP1805
- 73 6 XDP_BPM_L<6> TP1806
- 73 6 XDP_BPM_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

=PP1V05_S0_CPU_VCCST

D

D

C




C

B

B

A

A




TDI and TMS are terminated in CPU.


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals



Non-XDP Signals



NOTE: Must not short XDP pins together!

Unused & MLB_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.




JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD_PCIE*_SEL_L straps are connected via 1K to common net.

LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=WFERRY J43		SYNC DATE=12/21/2012	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	18 OF 120
		SHEET	16 OF 82
<p>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>			

BOM_COST_GROUP=CPU SUPPORT

System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power

=PPVBBAT_G3H_SYSCLK
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot
=PP3V3_S5_SYSCLK
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5


=PP3V3_S3RS0_SYSCCLKGEN
=PPVDDIO_S3RS0_CAMCLK
=PPVDDIO_TBTLC_CLK




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.

VCCST (1.05V S0) PWRGD



PCH PWROK Generation



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

SYNC MASTER=J41 SYNC DATE=01/30/2013

Chipset Support

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1


PAGE: 19 OF 120

SHEET: 17 OF 82


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BOM_COST_GROUP=CPU SUPPORT


Platform Reset Connections




GreenCLK 25MHz Power



THUNDERBOLT PULL-UP




Redwood Ridge JTAG Isolation




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.
 NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.

SDCONN_STATE_CHANGE Isolation





Power State Debug LEDs



Pin N61 needs a TP for Power to perform iFDIM test
 Renaming the pins N61 and P61 to remove automatic diffpari property

- _TP_CPU_RSVD_N61 == TP_CPU_RSVDN61
- _TP_CPU_RSVD_P61 == TP_CPU_RSVDP61

RAM Configuration Straps




SYNCH MASTER=J41		SYNCH DATE=10/23/2012	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	20 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU SUPPORT

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.77mV per step



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V)
Nominal value	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D)
Margin target:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
DAC range:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 2.397V (0x00 - 0xBA)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=YHARTANTO J44 SYNC DATE=01/02/2013

LPDDR3 VREF Margining


Apple Inc.

DRAWING NUMBER: 051-1573
 REVISION: 8.0.0
 BRANCH: dvt1
 PAGE: 22 OF 120
 SHEET: 19 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED


BOM_COST_GROUP=CPU SUPPORT

LPDDR3 CHANNEL A (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (00-31)			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 23 OF 120	
BOM_COST_GROUP=DRAM		SHEET 20 OF 82	


LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	24 OF 120	
	SHEET	21 OF 82	

BOM_COST_GROUP=DRAM


LPDDR3 CHANNEL B (0-31)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (00-31)			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 25 OF 120		SHEET 22 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=DRAM

LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	26 OF 120
		SHEET	23 OF 82


BOM_COST_GROUP=DRAM

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK

==PPOV6_S0_MEM_VTT_A




==PPOV6_S0_MEM_VTT_B




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Termination			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 27 OF 120		SHEET 24 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			

BOM_COST_GROUP=DRAM



Pin	Signal	Component	Value	Pin	Signal	Component	Value
81	PCIE TBT R2D_C_P<0>	C2800	0.1UF	81	PCIE TBT R2D_P<0>	AB9	PERP_0
81	PCIE TBT R2D_C_N<0>	C2801	0.1UF	81	PCIE TBT R2D_N<0>	AA10	PERN_0
81	PCIE TBT R2D_C_P<1>	C2802	0.1UF	81	PCIE TBT R2D_P<1>	AA12	PERP_1
81	PCIE TBT R2D_C_N<1>	C2803	0.1UF	81	PCIE TBT R2D_N<1>	AB13	PERN_1
81	PCIE TBT R2D_C_P<2>	C2804	0.1UF	81	PCIE TBT R2D_P<2>	AB15	PERP_2
81	PCIE TBT R2D_C_N<2>	C2805	0.1UF	81	PCIE TBT R2D_N<2>	AA16	PERN_2
81	PCIE TBT R2D_C_P<3>	C2806	0.1UF	81	PCIE TBT R2D_P<3>	AA18	PERP_3
81	PCIE TBT R2D_C_N<3>	C2807	0.1UF	81	PCIE TBT R2D_N<3>	AB19	PERN_3



Pin	Signal	Component	Value	Pin	Signal	Component	Value
77	DP TBTSNK0 ML_C_P<0>	C2820	0.1UF	25	DP TBTSNK0 ML_P<0>	E14	DPSNK0_3_P
77	DP TBTSNK0 ML_C_N<0>	C2821	0.1UF	25	DP TBTSNK0 ML_N<0>	D13	DPSNK0_3_N
77	DP TBTSNK0 ML_C_P<1>	C2822	0.1UF	25	DP TBTSNK0 ML_P<1>	E16	DPSNK0_2_P
77	DP TBTSNK0 ML_C_N<1>	C2823	0.1UF	25	DP TBTSNK0 ML_N<1>	D15	DPSNK0_2_N
77	DP TBTSNK0 ML_C_P<2>	C2824	0.1UF	25	DP TBTSNK0 ML_P<2>	E18	DPSNK0_1_P
77	DP TBTSNK0 ML_C_N<2>	C2825	0.1UF	25	DP TBTSNK0 ML_N<2>	D17	DPSNK0_1_N
77	DP TBTSNK0 ML_C_P<3>	C2826	0.1UF	25	DP TBTSNK0 ML_P<3>	E20	DPSNK0_0_P
77	DP TBTSNK0 ML_C_N<3>	C2827	0.1UF	25	DP TBTSNK0 ML_N<3>	D19	DPSNK0_0_N

Pin	Signal	Component	Value	Pin	Signal	Component	Value
77	DP TBTSNK0 AUXCH_C_P	C2828	0.1UF	25	DP TBTSNK0 AUXCH_P	G4	DPSNK0_AUX_P
77	DP TBTSNK0 AUXCH_C_N	C2829	0.1UF	25	DP TBTSNK0 AUXCH_N	G2	DPSNK0_AUX_N
77	DP TBTSNK1 ML_C_P<0>	C2830	0.1UF	25	DP TBTSNK1 ML_P<0>	E6	DPSNK1_3_P
77	DP TBTSNK1 ML_C_N<0>	C2831	0.1UF	25	DP TBTSNK1 ML_N<0>	D6	DPSNK1_3_N
77	DP TBTSNK1 ML_C_P<1>	C2832	0.1UF	25	DP TBTSNK1 ML_P<1>	E8	DPSNK1_2_P
77	DP TBTSNK1 ML_C_N<1>	C2833	0.1UF	25	DP TBTSNK1 ML_N<1>	D7	DPSNK1_2_N

Pin	Signal	Component	Value	Pin	Signal	Component	Value
77	DP TBTSNK1 ML_C_P<2>	C2834	0.1UF	25	DP TBTSNK1 ML_P<2>	E10	DPSNK1_1_P
77	DP TBTSNK1 ML_C_N<2>	C2835	0.1UF	25	DP TBTSNK1 ML_N<2>	D9	DPSNK1_1_N
77	DP TBTSNK1 ML_C_P<3>	C2836	0.1UF	25	DP TBTSNK1 ML_P<3>	E12	DPSNK1_0_P
77	DP TBTSNK1 ML_C_N<3>	C2837	0.1UF	25	DP TBTSNK1 ML_N<3>	D11	DPSNK1_0_N
77	DP TBTSNK1 AUXCH_C_P	C2838	0.1UF	25	DP TBTSNK1 AUXCH_P	H3	DPSNK1_AUX_P
77	DP TBTSNK1 AUXCH_C_N	C2839	0.1UF	25	DP TBTSNK1 AUXCH_N	H1	DPSNK1_AUX_N

Pin	Signal	Component	Value	Pin	Signal	Component	Value
77	DP TBTPA ML_C_P<1>	A16	PA_DPSRC_1_P	25	DP TBTPA ML_C_P<1>	A20	DP TBTPA ML_C_P<1>
77	DP TBTPA ML_C_N<1>	B17	PA_DPSRC_1_N	25	DP TBTPA ML_C_N<1>	B21	DP TBTPA ML_C_N<1>
77	DP TBTPA ML_C_P<2>	A18	PA_DPSRC_2_P	25	DP TBTPA ML_C_P<2>	A22	DP TBTPA ML_C_P<2>
77	DP TBTPA ML_C_N<2>	B19	PA_DPSRC_2_N	25	DP TBTPA ML_C_N<2>	B23	DP TBTPA ML_C_N<2>
77	DP TBTPA ML_C_P<3>	L4	PA_AUX_P	25	DP TBTPA ML_C_P<3>	K3	DP TBTPA ML_C_P<3>
77	DP TBTPA ML_C_N<3>	L4	PA_AUX_N	25	DP TBTPA ML_C_N<3>	K1	DP TBTPA ML_C_N<3>

NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/19/2013

Thunderbolt Host (1 of 2)

Apple Inc.

051-1573

8.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

I NOT TO REPRODUCE OR COPY IT

I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

I ALL RIGHTS RESERVED


BRANCH: dvt1

PAGE: 28 OF 120

SHEET: 25 OF 82

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

BOM_COST_GROUP=TBT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	8	CAP, CER, 10UF, 20%, 6.3V, HR2TL, 0402		CRITICAL	

C2920, C2921, C2922, C2923, C2950, C2951, C2952, C2953

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

BOM_COST_GROUP=TBT

SYNC MASTER=T29 RR		SYNC DATE=12/17/2012	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	29 OF 120
		SHEET	26 OF 82


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Thunderbolt 15V Boost Regulator



BATLOW# Isolation




SYNC MASTER=T29 RR		SYNC DATE=11/19/2012	
Thunderbolt Mobile Support			
DRAWING NUMBER		051-1573	
REVISION		8.0.0	
BRANCH		dvt1	
PAGE		30 OF 120	
SHEET		27 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=TBT

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal	Min	Max
IHVS0/S3 1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector A




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=T29 RR SYNC DATE=10/26/2012
PAGE TITLE
Thunderbolt Connector A
Apple Inc.
DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 32 OF 120
SHEET: 28 OF 82
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=TBT

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

Nominal	Min	Max
IHV50/S3 1120mA	1090mA	1170mA (12W minimum)




Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=T29 RR SYNC DATE=10/26/2012
PAGE TITLE
Thunderbolt Connector B
Apple Inc.
DRAWING NUMBER: 051-1573 SIZE: D
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 33 OF 120
SHEET: 29 OF 82
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
BOM_COST_GROUP=TBT

DDC Pull-Ups
 2.2k pull-ups are required by PCH to indicate active display interface.
 DP++ spec violation, should remove!
 NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.



SAI/SBI = 1: INA == OUTA0, INB == OUTB0
 SAI/SBI = 0: INA == OUTB0, INB == OUTA0


Second FET needed for dual-port designs.
 CONNECTS TO TBTBTS_PWREN_L ON PAGE 30.






SYNC MASTER=J14		SYNC DATE=10/23/2012	
DDC Crossbar			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
			dvt1
		PAGE	34 OF 120
		SHEET	30 OF 82

BOM_COST_GROUP=TBT

PCIe Wake Muxing




BLUETOOTH



SYNC MASTER=J41		SYNC DATE=11/01/2012	
PAGE TITLE			
Wireless Support			
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	35 OF 120
		SHEET	31 OF 82

BOM_COST_GROUP=WIRELESS



Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA


Supervisor & CLKREQ# Isolation
Delay = 55ms

Gumstick3 Connector

SYNC MASTER=YHARTANTO J44		SYNC DATE=12/18/2012	
PAGE TITLE			
SSD Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		32 OF 82	

BOM_COST_GROUP=SSD

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C3931,C3933	CRITICAL	



U3900
BCM15700
FBGA
SYM 2 OF 3
CRITICAL
OMIT_TABLE

DDR_AD00	C2 MEM_CAM DO<0>	34 78
DDR_AD01	E3 MEM_CAM DO<1>	34 78
DDR_AD02	E4 MEM_CAM DO<2>	34 78
DDR_AD03	D3 MEM_CAM DO<3>	34 78
DDR_AD04	F3 MEM_CAM DO<4>	34 78
DDR_AD05	F1 MEM_CAM DO<5>	34 78
DDR_AD06	F4 MEM_CAM DO<6>	34 78
DDR_AD07	F2 MEM_CAM DO<7>	34 78
DDR_AD08	B5 MEM_CAM DO<8>	34 78
DDR_AD09	C3 MEM_CAM DO<9>	34 78
DDR_AD10	B1 MEM_CAM DO<10>	34 78
DDR_AD11	B4 MEM_CAM DO<11>	34 78
DDR_AD12	A5 MEM_CAM DO<12>	34 78
DDR_AD13	C5 MEM_CAM DO<13>	34 78
DDR_AD14	B2 MEM_CAM DO<14>	34 78
DDR_AD15	B3 MEM_CAM DO<15>	34 78
DDR_AD00	C2 MEM_CAM DO<0>	34 78
DDR_DQ00	E2 MEM_CAM DOS P<0>	34 78
DDR_DQ01	D2 MEM_CAM DOS N<0>	34 78
DDR_DQ02	A2 MEM_CAM DOS P<1>	34 78
DDR_DQ03	A3 MEM_CAM DOS N<1>	34 78
DDR_DQ04	H3 MEM_CAM RAS L	34 78
DDR_WE*	J2 MEM_CAM WE L	34 78
DDR_CAS*	H4 MEM_CAM CAS L	34 78
DDR_RESET*	R3 MEM_CAM RESET L	34 78
DDR_AD00	C2 MEM_CAM DO<0>	34 78
DDR_AD01	E3 MEM_CAM DO<1>	34 78
DDR_AD02	E4 MEM_CAM DO<2>	34 78
DDR_AD03	D3 MEM_CAM DO<3>	34 78
DDR_AD04	F3 MEM_CAM DO<4>	34 78
DDR_AD05	F1 MEM_CAM DO<5>	34 78
DDR_AD06	F4 MEM_CAM DO<6>	34 78
DDR_AD07	F2 MEM_CAM DO<7>	34 78
DDR_AD08	B5 MEM_CAM DO<8>	34 78
DDR_AD09	C3 MEM_CAM DO<9>	34 78
DDR_AD10	B1 MEM_CAM DO<10>	34 78
DDR_AD11	B4 MEM_CAM DO<11>	34 78
DDR_AD12	A5 MEM_CAM DO<12>	34 78
DDR_AD13	C5 MEM_CAM DO<13>	34 78
DDR_AD14	B2 MEM_CAM DO<14>	34 78
DDR_AD15	B3 MEM_CAM DO<15>	34 78
DDR_DQ00	E2 MEM_CAM DOS P<0>	34 78
DDR_DQ01	D2 MEM_CAM DOS N<0>	34 78
DDR_DQ02	A2 MEM_CAM DOS P<1>	34 78
DDR_DQ03	A3 MEM_CAM DOS N<1>	34 78
DDR_RAS*	H3 MEM_CAM RAS L	34 78
DDR_WE*	J2 MEM_CAM WE L	34 78
DDR_CAS*	H4 MEM_CAM CAS L	34 78
DDR_RESET*	R3 MEM_CAM RESET L	34 78
DDR_AD00	C2 MEM_CAM DO<0>	34 78
DDR_AD01	E3 MEM_CAM DO<1>	34 78
DDR_AD02	E4 MEM_CAM DO<2>	34 78
DDR_AD03	D3 MEM_CAM DO<3>	34 78
DDR_AD04	F3 MEM_CAM DO<4>	34 78
DDR_AD05	F1 MEM_CAM DO<5>	34 78
DDR_AD06	F4 MEM_CAM DO<6>	34 78
DDR_AD07	F2 MEM_CAM DO<7>	34 78
DDR_AD08	B5 MEM_CAM DO<8>	34 78
DDR_AD09	C3 MEM_CAM DO<9>	34 78
DDR_AD10	B1 MEM_CAM DO<10>	34 78
DDR_AD11	B4 MEM_CAM DO<11>	34 78
DDR_AD12	A5 MEM_CAM DO<12>	34 78
DDR_AD13	C5 MEM_CAM DO<13>	34 78
DDR_AD14	B2 MEM_CAM DO<14>	34 78
DDR_AD15	B3 MEM_CAM DO<15>	34 78
DDR_DQ00	E2 MEM_CAM DOS P<0>	34 78
DDR_DQ01	D2 MEM_CAM DOS N<0>	34 78
DDR_DQ02	A2 MEM_CAM DOS P<1>	34 78
DDR_DQ03	A3 MEM_CAM DOS N<1>	34 78
DDR_RAS*	H3 MEM_CAM RAS L	34 78
DDR_WE*	J2 MEM_CAM WE L	34 78
DDR_CAS*	H4 MEM_CAM CAS L	34 78
DDR_RESET*	R3 MEM_CAM RESET L	34 78
DDR_AD00	C2 MEM_CAM DO<0>	34 78
DDR_AD01	E3 MEM_CAM DO<1>	34 78
DDR_AD02	E4 MEM_CAM DO<2>	34 78
DDR_AD03	D3 MEM_CAM DO<3>	34 78
DDR_AD04	F3 MEM_CAM DO<4>	34 78
DDR_AD05	F1 MEM_CAM DO<5>	34 78
DDR_AD06	F4 MEM_CAM DO<6>	34 78
DDR_AD07	F2 MEM_CAM DO<7>	34 78
DDR_AD08	B5 MEM_CAM DO<8>	34 78
DDR_AD09	C3 MEM_CAM DO<9>	34 78
DDR_AD10	B1 MEM_CAM DO<10>	34 78
DDR_AD11	B4 MEM_CAM DO<11>	34 78
DDR_AD12	A5 MEM_CAM DO<12>	34 78
DDR_AD13	C5 MEM_CAM DO<13>	34 78
DDR_AD14	B2 MEM_CAM DO<14>	34 78
DDR_AD15	B3 MEM_CAM DO<15>	34 78
DDR_DQ00	E2 MEM_CAM DOS P<0>	34 78
DDR_DQ01	D2 MEM_CAM DOS N<0>	34 78
DDR_DQ02	A2 MEM_CAM DOS P<1>	34 78
DDR_DQ03	A3 MEM_CAM DOS N<1>	34 78
DDR_RAS*	H3 MEM_CAM RAS L	34 78
DDR_WE*	J2 MEM_CAM WE L	34 78
DDR_CAS*	H4 MEM_CAM CAS L	34 78
DDR_RESET*	R3 MEM_CAM RESET L	34 78

Camera (1 of 2)

Apple Inc.

051-1573


8.0.0

dvt1

39 OF 120

33 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



OMIT_TABLE

REF	VALUE	DESCRIPTION	CRITICAL	OMIT
C4017	12PF	25V COG 0201		
C4018	12PF	25V COG 0201		
C4019	12PF	25V COG 0201		
C4020	12PF	25V COG 0201		
C4002	10UF	6.3V CERM-X5R 0402-1		
C4003	10UF	6.3V CERM-X5R 0402-1		
C4004	0.47UF	6.3V CERM-X5R 201		
C4005	0.1UF	6.3V CERM-X5R 0201		
C4006	2.2UF	6.3V X5R-CERM 402		
C4007	0.1UF	6.3V X5R-CERM 0201		
C4008	2.2UF	6.3V X5R-CERM 402		
C4009	0.1UF	6.3V X5R-CERM 0201		

PCIE_CAMERA_R2D_C_P	C4033	0.1UF	10% 16V X5R-CERM 0201
PCIE_CAMERA_R2D_C_N	C4032	0.1UF	10% 16V X5R-CERM 0201
PCIE_CAMERA_D2R_C_P	C4031	0.1UF	10% 16V X5R-CERM 0201
PCIE_CAMERA_D2R_C_N	C4030	0.1UF	10% 16V X5R-CERM 0201
PCIE_CLK100M_CAMERA_P	C4061	0.1UF	10% 16V X5R-CERM 0201
PCIE_CLK100M_CAMERA_N	C4062	0.1UF	10% 16V X5R-CERM 0201

CRITICAL OMIT_TABLE

MEM_CAM A<0>	N3	A0	
MEM_CAM A<1>	P7	A1	
MEM_CAM A<2>	P3	A2	
MEM_CAM A<3>	N2	A3	
MEM_CAM A<4>	P8	A4	
MEM_CAM A<5>	P2	A5	
MEM_CAM A<6>	R8	A6	
MEM_CAM A<7>	R2	A7	
MEM_CAM A<8>	T8	A8	
MEM_CAM A<9>	R3	A9	
MEM_CAM A<10>	L7	A10/AP	
MEM_CAM A<11>	R7	A11	
MEM_CAM A<12>	N7	A12/BC*	
MEM_CAM A<13>	T3	A13	
MEM_CAM A<14>	T7	A14	
MEM_CAM BA<0>	M2	BA0	
MEM_CAM BA<1>	N8	BA1	
MEM_CAM BA<2>	M3	BA2	
MEM_CAM RAS L	J3	RAS*	
MEM_CAM CAS L	K3	CAS*	
MEM_CAM WE L	L3	WE*	
MEM_CAM CLK P	J7	CK	
MEM_CAM CLK N	K7	CK*	
MEM_CAM CKE	K9	CKE	
MEM_CAM CS L	L2	CS*	
MEM_CAM ODT	K1	ODT	
MEM_CAM ZO DDR	L8	ZQ	
MEM_CAM RESET L	T2	RESET*	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402	C4002, C4003	CRITICAL	

Camera (2 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

518S0892


77.2 mA nominal max
96.2 mA peak

BOM_COST_GROUP=CAMERA

SYNC_MASTER=J41
PAGE TITLE
DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 40 OF 120
SHEET: 34 OF 82




RIGHT USB PORT A

USB Port Power Switch





Mojo SMC Debug Mux

THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS




SYNC MASTER=J41		SYNC DATE=10/23/2012	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	35 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BOM_COST_GROUP=IO PORTS



IPD Interface




Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSoC power to isolate when PSoC is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).



IO Expander / Keyboard Interface



SYNC MASTER=JACK J52		SYNC DATE=01/28/2014	
Keyboard & Trackpad (1 of 2)			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	48 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Keyboard Backlight Connector


516S0899

CRITICAL



J4915

AA07A-S010-VA1

F-ST-SM




TPAD SPI WITH SRC TERMINATION



SYNC MASTER=JACK J5 SYNC DATE=01/31/2014


PAGE TITLE		DRAWING NUMBER		SIZE
Keyboard & Trackpad (2 of 2)		051-1573		D
Apple Inc.		REVISION		
		8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		
II NOT TO REPRODUCE OR COPY IT		49 OF 120		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		
IV ALL RIGHTS RESERVED		37 OF 82		

BOM_COST_GROUP=TRACKPAD




NOTE:
SMC INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=JACK J52		SYNC DATE=11/07/2013	
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		8.0.0	dvt1
		PAGE	SHEET
		50 OF 120	38 OF 82


BOM_COST_GROUP=SMC

SMC Reset "Button", Supervisor & AVREF Supply





MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"









SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECI Support



SYNC MASTER=JACK J52		SYNC DATE=10/24/2013	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-1573	D
		REVISION	
		BRANCH	dvt1
		PAGE	51 OF 120
		SHEET	39 OF 82

BOM_COST_GROUP=SMC


SMC12 ADC Assignments

SMC_ADC0	SMC CPU HI ISENSE
SMC_ADC1	SMC PBUS VSENSE
SMC_ADC2	SMC BMON ISENSE
SMC_ADC3	SMC DCIN ISENSE
SMC_ADC4	SMC DCIN VSENSE
SMC_ADC5	SMC BMON DISCRETE ISENSE
SMC_ADC6	SMC CPU ISENSE
SMC_ADC7	SMC OTHER5V HI ISENSE
SMC_ADC8	SMC OTHER3V3 HI ISENSE
SMC_ADC9	SMC DDR ISENSE
SMC_ADC10	SMC LCDBLKT ISENSE
SMC_ADC11	SMC TPAD ISENSE
SMC_ADC12	SMC DDR1V8 ISENSE
SMC_ADC13	SMC SSD ISENSE
SMC_ADC14	SMC PP3V3S0 ISENSE
SMC_ADC15	SMC CAMERA ISENSE
SMC_ADC16	SMC TPAD VSENSE
SMC_ADC17	SMC PP5V50 ISENSE
SMC_ADC18	SMC CPUDDR ISENSE
SMC_ADC19	SMC PCH ISENSE
SMC_ADC20	SMC CPU VSENSE
SMC_ADC21	SMC LCDPANEL ISENSE
SMC_ADC22	SMC CPU IMON ISENSE
SMC_ADC23	SMC TBT ISENSE


SMC12 Pin Assignments

SMBUS_SMC_4_ASF_SCL	NC SMBUS SMC 4 ASF_SCL
SMBUS_SMC_4_ASF_SDA	NC SMBUS SMC 4 ASF_SDA
BDV_BKL_PWM	NC SMC TPAD BOOST DISABLE L
SMC_SYS_LED	NC SMC SYS_LED
SMC_GFX_THROTTLE_L	NC SMC GFX_THROTTLE_L
SMC_GFX_OVERTEMP	NC SMC GFX_OVERTEMP
SMC_FAN_1_CTL	NC SMC_FAN_1_CTL
SMC_FAN_1_TACH	NC SMC_FAN_1_TACH
SMC_5VSW_PWR_EN	NC SMC_5VSW_PWR_EN
SMC_FAN_5_CTL	NC SMC_FAN_5_CTL
SMC_BIL_BUTTON_L	NC SMC_BIL_BUTTON_L
MEM_EVENT_L	NC MEM_EVENT_L
SMC_PWRFAIL_WARN_L	NC SMC_PWRFAIL_WARN_L

Thermal Alerts



Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-01216	1	SUBASSY,PCBA,HALL EFFECT,X304	J5250	CRITICAL	
639-00525 (PCBA,HALL EFFECT,X304) REPORTS TO 677-01216					

Specify one of these BOM GROUPS.



BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.


BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.


S4 SMC Wake Sources



Top Block Swap




RC Placeholder to filter noise on this signal towards SMC IO.



PAGE TITLE		DRAWING NUMBER	SIZE
SMC Project Support		051-1573	D
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	52 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SMC



WILDCAT POINT LP S0 "SMBus 0" Connections

SMC SMBus "0" S0 Connections

SMC SMBus "5" G3H Connections

SMC SMBus "3" S0 Connections

SMC SMBus "2" S3 Connections

SMC SMBus "1" S0 Connections

WILDCAT POINT LP S0 "SMLink 0" Connections

WILDCAT POINT LP S0 "SMLink 1" Connections


SYNC MASTER=GKOO J52		SYNC DATE=12/06/2013	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SMC

SMLink 1 is slave port to access PCH.


CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A
Rsense: 0.003 (R5400)
Vsense: 31.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 6 A
Rsense: 0.005 (R5410) or Rsense SHORT
Vsense: 30 mV, Range: 6.6 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 15 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




Trackpad Actuator X239 Current Sense (ITPC)

Gain: 4.99x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5460)
Vsense: 261 mV, Range: 5 A
SMC ADC: 11




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150) PLACE_NEAR=U5000.F2:5MM
SMC ADC: 02



DC-IN (AMON) Current Sense (ID0R)


Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120)
SMC ADC: 03 PLACE_NEAR=U5000.F1:5MM



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		OTHERRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5459		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5469		TPADRC:NO

Trackpad Actuator X239 Voltage Sense (VTPC)

Gain: 0.10771
Vnominal: 28 V, Range: 30.64 V XW5470
SMC ADC: 16



SYNC MASTER=JACK J52 SYNC DATE=12/15/2013

Power Sensors: High Side

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 54 OF 120


SHEET: 42 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=SENSORS


PCH 1.05V Current Sense (IC1C)

Gain: 200x, EDP: 5.2 A
 Rsense: 0.003 (R7640) or Rsense SHORT
 Vsense: 15.6 mV, Range: 5.5 A
 SMC ADC: 19




DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 200x, EDP: 9.5 A
 Rsense: 0.002 (R7450) or XW7450
 Vsense: 19 mV, Range: 8.25 A
 SMC ADC: 09




CPU DDR 1.2V S3 (CPU Only) Current Sense (IM1C)

Gain: 500x, EDP: 1.1 A
 Rsense: 0.005 (R5510) or Rsense SHORT
 Vsense: 5.5 mV, Range: 1.32 A
 SMC ADC: 18




3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.1 A
 Rsense: 0.005 (R5520) or Rsense SHORT
 Vsense: 5.5 mV, Range: 1.32 A
 SMC ADC: 14




5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A
 Rsense: 0.005 (R5530) or Rsense SHORT
 Vsense: 5 mV, Range: 1.32 A
 SMC ADC: 17




CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A
 Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
 Vsense: 15 mV, Range: 40.12 A
 SMC ADC: 06




SSD Current Sense (ISDC)

Gain: 200x, EDP: 2.5 A (8.2 W)
 Rsense: 0.005 (R5580)
 Vsense: 12.5 mV, Range: 3.3 A
 SMC ADC: 13




CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
 Rsense: 0.003 (R5400)



DDR 1.8V Current Sense (IM2C)

Gain: 500x, EDP: 0.45 A
 Rsense: 0.005 (R7829) or Rsense SHORT
 Vsense: 2.25 mV, Range: 1.32 A
 SMC ADC: 12



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519,C5599		LOADRC:NO
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5529,C5539,C5549		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5579		DDRRC:NO

SYNC MASTER=JACK J52 SYNC DATE=12/06/2013

Power Sensors: Load Side

Apple Inc.

051-1573 D

8.0.0

dvt1


55 OF 120

43 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BOM_COST_GROUP=SENSORS


CPU High Side (IC0R) Peak Detection Support



In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.


SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A & 2.1A -> 23mV - 92 mV

Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)




Gain: 200x. EDP: 2.8 A
Rsense: 0.005 (R5640) or Rsense SHORT
Vsense: 14 mV, Range: 3.3 A
SMC AD: 23

LCD Panel Current Sense (ILDC)



Gain: 500x. EDP: 1 A
RSENSE: 0.005 (R8320) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC AD: 21


Camera (S2 Controller) Current Sense (ICMC)



Gain: 500x. EDP: 0.82 A
Rsense: 0.005 (R5610) or XW5610
Vsense: 4.1 mV, Range: 1.32 A
SMC AD: 15

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629		LOADRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		BMONRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5649		TBTRC:NO

Battery BMON Discrete Current Sense (IP0R) & Threshold Alert




Gain: 50x. EDP: 8 A
Rsense: 0.005 (R7150)
Vsense: 50 mV, Range: 13.2 A
SMC AD: 05

CHGR_CS0_R/P/N are swapped on purpose to measure Battery discharge power into system.


Trip Target on Battery current: 3.5 A
Hysteresis Circuit:
Vref = 0.854 V
Vth = 0.758 V -> 3.031 A on Battery current
Vtl = 0.887 V -> 3.549 A on Battery current
Hysteresis Margin = 0.518 A

CPU Core Voltage Sense (VC0C)



SMC ADC: 20

CPU Core IMON Current Sense (IC2C)



Gain: 1 A / 28.273 mV, Range: 40 A.
SMC ADC: 22

With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.

SYNC MASTER=JACK J52 SYNC DATE=10/26/2013

Power Sensors: Extended

Apple Inc.

DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 56 OF 120
SHEET: 44 OF 82


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Thermal Sensor A: Thunderbolt Die, MLB Proximity

I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (THSP)

Placement Note:
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



Thermal Sensor B & CPU High Peak Detection: CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity

I2C Write: 0x98, I2C Read: 0x99

Thermal Diode: Airflow (TA0P)

Placement Note:
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.

Thermal Diode: Memory Proximity (TM0P)



Placement Note:
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Diode: CPU Proximity (TC0P)

Placement Note:
Place Q5873 under the CPU, on the BOTTOM side.

Thermal Sensor: Fin Stack Proximity (Th1H)

Placement Note:
Place U5870 at corner near Fan, on the TOP side.




SYNC MASTER=YHARTANTO J44		SYNC DATE=01/07/201	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	58 OF 120
		SHEET	45 OF 82
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>			


BOM_COST_GROUP=SENSORS

FAN CONNECTOR

KEEP THE 5 PIN CONNECTOR FROM D1



Placement Note: Place C6002 and C6003 near Q6060




SYNC MASTER=J41		SYNC DATE=10/23/2012	
Fan			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	60 OF 120
		SHEET	46 OF 82

BOM_COST_GROUP=FAN


SPI ROM

Quad-I/O Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector



SPI Bus Series Termination




PAGE TITLE		SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
SPI Debug Connector			DRAWING NUMBER	051-1573	SIZE
Apple Inc.			REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH	dvt1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	61 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	47 OF 82	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

BOM_COST_GROUP=CPU SUPPORT


AUDIO CODEC, ANALOG BLOCKS

APPLE P/N 35384080



4.5V POWER SUPPLY FOR CODEC


APPLE P/N 35382456



SYNC MASTER=JCURCIO J44		SYNC DATE=05/13/2011	
PAGE TITLE			
Audio: Codec, Analog		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=AUDIO

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080



PP6301
P 3MM
1
PLACE_NEAR=U6201.N3:5 mm

PP6304
P 3MM
1
PLACE_NEAR=U6201.D2:5 mm

SYNC MASTER=JCURCIO J44		SYNC DATE=07/25/2013	
PAGE TITLE Audio: Codec, Digital			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	63 OF 120	
	SHEET	49 OF 82	

BOM_COST_GROUP=AUDIO

8

7

6

5

4





3

2

1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ







Placement Note: Place C6447 and C6452 near U6420

Placement Note: Place C6448 and C6449 near U6430

Placement Note: Place C6450 near U6410

Placement Note: Place C6451 near U6440



BOM_COST_GROUP=AUDIO

SYNC MASTER=DIRK J44		SYNC DATE=01/09/2013	
Audio: Speaker Amps			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-1573	D
		REVISION	
		8.0.0	
		BRANCH	dvt1
		PAGE	64 OF 120
		SHEET	50 OF 82

8

7

6


5

4



3

2

1



R/C6550 FILTER TO ADDRESS OUT-OF-BAND NOISE ISSUE SEEN ON EARLY HEADSETS (SEE RADAR # 6210118)



SYNC MASTER=JCURCIO J44		SYNC DATE=07/25/2013	
Audio: Jack Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-1573	D
		REVISION	
		8.0.0	
		BRANCH	
		dvt1	
		PAGE	
		65 OF 120	
		SHEET	
		51 OF 82	

BOM_COST_GROUP=AUDIO

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V


OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETs OPEN

SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672



CRITICAL
J6602
78171-6006
M-RT-SM



2-MIC CONNECTOR



APN: 518S0818

CRITICAL
J6601
FF14A-6C-R11DL-B-3H
F-RT-SM



APN: 514-0875


J6600
AUDIO-SPDIF-J44
F-RT-TH



SYNC MASTER=JCURCIO J44		SYNC DATE=05/13/2011	
PAGE TITLE			
Audio: Jack Translators			
Apple Inc.		DRAWING NUMBER	051-1573
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	66 OF 120
		SHEET	52 OF 82

BOM_COST_GROUP=AUDIO

MagSafe DC Power Jack




SYMC MASTER-STARTANTD_J44		SYMC_DATE=01/09/2011	
DC-In & Battery Connectors			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	70 OF 120
		SHEET	53 OF 82

BOM_COST_GROUP=POWER

Reverse-Current Protection

Inrush Limiter



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0387	1	RES,MTL FILM,1W,200OHM,0.5%,0612,LF,BLK	R7120	CRITICAL	

BOM_COST_GROUP=POWER


SYNC MASTER=AHARTMAN J52 SYNC DATE=11/06/2013

PBus Supply & Battery Charger

	DRAWING NUMBER 051-1573
REVISION 8.0.0	
BRANCH dvt1	
PAGE 71 OF 120	
SHEET 54 OF 82	


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I I NOT TO REPRODUCE OR COPY IT
 I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I V ALL RIGHTS RESERVED

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00036	1	IC, ISL95826AS2378, PWM, PG, VR12.5/6, QFN-32	U7200	CRITICAL	



SYNC MASTER=J41		SYNC DATE=10/23/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 82
III NOT TO REPRODUCE OR COPY IT			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=POWER



SYNC MASTER=J41		SYNC DATE=10/23/2012	
CPU VR12.6 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=POWER

1.2V S3 Regulator

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A


A



8 7 6 5 4 3 2 1


SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
LPDDR3 Supply		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	57 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	

BOM_COST_GROUP=POWER



SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE			
5V & 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	75 OF 120
		SHEET	58 OF 82
		BOM_COST_GROUP=POWER	

1.05V S0 Regulator



SYNC MASTER=AHARTMAN J52		SYNC DATE=10/29/2011	
PAGE TITLE			
1.05V Power Supply			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	76 OF 120
BOM_COST_GROUP=POWER		SHEET	59 OF 82


Page Notes

Power aliases required by this page:
 - =PPVIN_S0SW_LCDBKLTFT (9-12.6V LCD BACKLIGHT INPUT)
 - =PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)
 - =PP5V_S0SW_KBDLED (5V KEYBOARD BACKLIGHT INPUT)

BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0386	RES, MTL	FILM, 1W, 25MOHM, 1%, 4TERM, 0612, BLK	R7700	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, MTL FILM, 0 OHM, 1A MAX, 0402, SMD	R7720, R7721	CRITICAL	BKLT:PROD



PP5V_S0_BKLT A	PP5V_S0_BKLT D	PPVIN_S0SW_LCDBKLT F	PPVIN_S0SW_LCDBKLT R	PPVIN_S0SW_LCDBKLT_FET	PPVIN_S0SW_LCDBKLT	LCDBKLT_FET_DRV R	LCDBKLT_FET_DRV	LCDBKLT_SW	PP5V_S0_KBDBKLT_SW	PPVOUT_S0_KBDBKLT	PPVOUT_BKLT_FB2
MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=12.9V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=12.9V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=12.9V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=2 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V	MIN LINE WIDTH=0.5 MM MIN NECK WIDTH=0.25 MM VOLTAGE=40V	MIN LINE WIDTH=0.5 MM MIN NECK WIDTH=0.25 MM VOLTAGE=40V	MIN LINE WIDTH=0.4 MM MIN NECK WIDTH=0.25 MM VOLTAGE=5V

SYNC MASTER=SHART J44 SYNC DATE=11/20/2012

LCD & KBD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1


PAGE: 77 OF 120

SHEET: 60 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


BOM_COST_GROUP=DISPLAY

1.8V S3 REGULATOR




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 Switcher



SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
Misc Power Supplies			
		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	78 OF 120
		SHEET	61 OF 82




SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
X239 Power Supply			
		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt1	
		PAGE	
		79 OF 120	
		SHEET	
		62 OF 82	


BOM_COST_GROUP=TRACKPAD

1.5V S0 Audio Switch (BYPASSED)


Loading specs per J41/43_PowerBudget_Riviera_rev0.99e




3.3V SUS Switch




3.3V S4 Switch




3.3V SSD Switch




1.05V PCH HSIO Switch



3.3V S3 Switch




5V S4 Switch




REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN


3.3V S0 Switch




CAPACITORS ADDED FOR NOISE FLOOR REASONS:





Placement Note: Place C8090, C8091 and C8092 near U8000



3.3V Sensor Switch




5V S0 Switch



SYNC MASTER=J41 SYNC DATE=10/23/2012

Power FETs	
Apple Inc.	DRAWING NUMBER 051-1573 SIZE D
NOTICE OF PROPRIETARY PROPERTY:	REVISION 8.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 80 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET 63 OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

BOM_COST_GROUP=POWER



Mobile System Power State Table

State	PM_SLP_S3	PM_SLP_S4	PM_SLP_S5	PM_SLP_S0	PM_SLP_S1	PM_SLP_S2
Standby (S0)	1	1	1	1	1	1
Standby (S1)	1	1	1	0	1	1
Standby (S2)	1	1	1	0	0	1
Standby (S3)	1	1	1	0	0	0
Standby (S4)	1	1	1	0	0	0
Standby (S5)	1	1	1	0	0	0
Standby off (S0-S5)	0	0	0	0	0	0
Standby off (S0-S5)	0	0	0	0	0	0

Thresholds:
 VDD: 2.734V-3.010V
 V2MON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V

5V Divider:
 3.19V @ 4.5Vmin

1.5V Divider:
 0.718V @ 1.45Vmin

1.05V Divider:
 0.723V @ 1.02Vmin

Apple Inc. logo

Power Control

Apple Inc. logo

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-1573	SIZE	D
REVISION	8.0.0	BRANCH	dvt1
PAGE	81 OF 120	SHEET	64 OF 82

BOM_COST_GROUP=CPU SUPPORT

LCD PANEL INTERFACE (eDP)

LCD_HPD_CONN IS A 2.5V SIGNAL
NEEDS TO BE LEVEL SHIFTED TO 3.3V



3.3V TCON Switch

Part	TPS22904
Type	Load Switch
R(on)	75 mOhm Typ 95 mOhm Max
Current	0.5A Max

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A


LCD Panel AUX strapping S0 Enables

PANEL COMPATIBILITY

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0007	1	RES, MF, 1/20W, 10K OHM, 5, 0201, SMD	R8342	CRITICAL	PANEL:OLD
117S0201	1	RES, MF, 1A MAX, 0.0 OHM, 58, 0201, BLACK	R8342	CRITICAL	PANEL:NEW

SYNC MASTER=GKOO J52		SYNC DATE=05/04/2011	
PAGE TITLE			
eDP Display Connector		DRAWING NUMBER	051-1573
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	83 OF 120
		SHEET	65 OF 82

BOM_COST_GROUP=DISPLAY



RIO FLEX CONNECTOR


RIO Power Connector

NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=GKOO J52		SYNC DATE=05/01/2014	
PAGE TITLE			
		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	95 OF 120
		SHEET	66 OF 82

BOM_COST_GROUP=IO PORTS

DISPLAY MUX: DP OR HDMI



NOTE: HDMI ML SWIZZLED INTENTIONALLY AS PER TABLE 9-1 HASWELL-ULT PDG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0666	1	IC, SAK,AP4179,DP MUX CTRLR,TDFN-8	U9700	CRITICAL	

PRIORITY 0 = HDMI WINS OVER DP
PRIORITY 1 = DP WINS OVER HDMI

AUX_SEL 0 = AUX ONLY
AUX_SEL 1 = DDC ONLY
AUX_SEL Vdd/2 = AUX & DDC

DISP MUX SEL
SEL 0 = HDMI
SEL 1 = DP


Display Mux: HDMI vs DP

Apple Inc.

DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 97 OF 120
SHEET: 67 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BOM_COST_GROUP=TBT



TBT RAILS (OFF WHEN NO CABLE)

CPU "VCORE" RAILS

Digital Ground

SYNC MASTER=SHART J44		SYNC DATE=01/14/201	
PAGE TITLE			
Power Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-1573	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		8.0.0	
		BRANCH	
		dvt1	
		PAGE	
		100 OF 120	
		SHEET	
		68 OF 82	

HDMI VS TBT

MAKE_BASE
=DP_TBTSNK1_ML_C_P<0> == TRUE DP_HDMI_TBT_ML_P<0>
=DP_TBTSNK1_ML_C_N<0> == TRUE DP_HDMI_TBT_ML_N<0>
=DP_TBTSNK1_ML_C_P<1> == TRUE DP_HDMI_TBT_ML_P<1>
=DP_TBTSNK1_ML_C_N<1> == TRUE DP_HDMI_TBT_ML_N<1>
=DP_TBTSNK1_ML_C_P<2> == TRUE DP_HDMI_TBT_ML_P<2>
=DP_TBTSNK1_ML_C_N<2> == TRUE DP_HDMI_TBT_ML_N<2>
=DP_TBTSNK1_ML_C_P<3> == TRUE DP_HDMI_TBT_ML_P<3>
=DP_TBTSNK1_ML_C_N<3> == TRUE DP_HDMI_TBT_ML_N<3>
=DP_TBTSNK1_AUXCH_C_P == TRUE DP_HDMI_TBT_AUX_P
=DP_TBTSNK1_AUXCH_C_N == TRUE DP_HDMI_TBT_AUX_N
=DP_TBTSNK1_DDC_CLK == TRUE DP_HDMI_TBT_DDC_CLK
=DP_TBTSNK1_DDC_DATA == TRUE DP_HDMI_TBT_DDC_DATA
=DP_TBTSNK1_HPD == TRUE DPMUX_HPD_OUT

HDMITBTMUX_SEL_TBT == TBT_GO2SX_BIDIR
MAKE_BASE=TRUE
DISP_MUX_SEL
DP_AUXCH_ISOL_L == HDMITBTMUX_LATCH
MAKE_BASE=TRUE

EPD PANEL

MAKE_BASE
=I2C_BKLT_SCL == TRUE I2C_BKLT_SCL
=I2C_BKLT_SDA == TRUE I2C_BKLT_SDA


UNUSED SIGNALS

MAKE_BASE
TP_PCIE_CLK100M_FWP == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWP
TP_PCIE_CLK100M_FWN == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWN
TP_PCIE_FW_D2RP == TRUE NO_TEST=TRUE NC_PCIE_FW_D2RP
TP_PCIE_FW_D2RN == TRUE NO_TEST=TRUE NC_PCIE_FW_D2RN
TP_PCIE_FW_R2D_CP == TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CP
TP_PCIE_FW_R2D_CN == TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CN
TP_PCIE_CLK100M_ENETSDP == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDP
TP_PCIE_CLK100M_ENETSDN == TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDN
USB_IR_P == TRUE NO_TEST=TRUE NC_USB_IRP
USB_IR_N == TRUE NO_TEST=TRUE NC_USB_IRN
TP_USB_CAMERAP == TRUE NO_TEST=TRUE NC_USB_CAMERAP
TP_USB_CAMERAN == TRUE NO_TEST=TRUE NC_USB_CAMERAN
TP_USB_SDP == TRUE NO_TEST=TRUE NC_USB_SDP
TP_USB_SDN == TRUE NO_TEST=TRUE NC_USB_SDN
TP_HDA_SDINI == TRUE NO_TEST=TRUE NC_HDA_SDINI
TP_PCI_PME_L == TRUE NO_TEST=TRUE NC_PCI_PME_L
TP_CLINK_CLK == TRUE NO_TEST=TRUE NC_CLINK_CLK
TP_CLINK_DATA == TRUE NO_TEST=TRUE NC_CLINK_DATA
TP_CLINK_RESET_L == TRUE NO_TEST=TRUE NC_CLINK_RESET_L

TP_ITPXDP_CLK100MN == TRUE NO_TEST=TRUE NC_ITPXDP_CLK100MN
TP_ITPXDP_CLK100MP == TRUE NO_TEST=TRUE NC_ITPXDP_CLK100MP
TP_PCH_I2S1_TXD == TRUE NO_TEST=TRUE NC_PCH_I2S1_TXD
TP_PCH_I2S1_SFRM == TRUE NO_TEST=TRUE NC_PCH_I2S1_SFRM
TP_PCH_I2S1_SCLK == TRUE NO_TEST=TRUE NC_PCH_I2S1_SCLK
TP_PCH_SLP_WLAN_L == TRUE NO_TEST=TRUE NC_PCH_SLP_WLAN_L
TP_PCH_SLP_LAN_L == TRUE NO_TEST=TRUE NC_PCH_SLP_LAN_L
TP_SPI_CS1_L == TRUE NO_TEST=TRUE NC_SPI_CS1_L
TP_SPI_CS2_L == TRUE NO_TEST=TRUE NC_SPI_CS2_L
TP_USB_5N == TRUE NO_TEST=TRUE NC_USB_5N
TP_USB_5P == TRUE NO_TEST=TRUE NC_USB_5P

TP_AUD_CODEEC_MICBIAS1_L == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS1_L
TP_AUD_CODEEC_MICBIAS1_R == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS1_R
TP_AUD_CODEEC_MICBIAS2_L == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS2_L
TP_AUD_CODEEC_MICBIAS2_R == TRUE NO_TEST=TRUE NC_AUD_CODEEC_MICBIAS2_R

TP_SUS_PGOOD_MR_L == TRUE NO_TEST=TRUE NC_SUS_PGOOD_MR_L
TP_SMC_TRST_L == TRUE NO_TEST=TRUE NC_SMC_TRST_L
TP_SMC_MD1 == TRUE NO_TEST=TRUE NC_SMC_MD1
TP_TDM_ONEWIRE_MPM == TRUE NO_TEST=TRUE NC_TDM_ONEWIRE_MPM



TBT UNUSED NETS

TP_TBT_MONDC0 == TRUE NC_TBT_MONDC0
TP_TBT_MONDC1 == TRUE NC_TBT_MONDC1
TP_TBT_PCIE_RESET0_L == TRUE NC_TBT_PCIE_RESET0_L
TP_TBT_XTAL25OUT == TRUE NC_TBT_XTAL25OUT
TP_DP_TBTSRC_ML_CP<3> == TRUE NC_DP_TBTSRC_ML_CP<3>
TP_DP_TBTSRC_ML_CN<3> == TRUE NC_DP_TBTSRC_ML_CN<3>
TP_DP_TBTSRC_ML_CP<2> == TRUE NC_DP_TBTSRC_ML_CP<2>
TP_DP_TBTSRC_ML_CN<2> == TRUE NC_DP_TBTSRC_ML_CN<2>
TP_DP_TBTSRC_ML_CP<1> == TRUE NC_DP_TBTSRC_ML_CP<1>
TP_DP_TBTSRC_ML_CN<1> == TRUE NC_DP_TBTSRC_ML_CN<1>
TP_DP_TBTSRC_ML_CP<0> == TRUE NC_DP_TBTSRC_ML_CP<0>
TP_DP_TBTSRC_ML_CN<0> == TRUE NC_DP_TBTSRC_ML_CN<0>
TP_DP_TBTSRC_AUXCH_CP == TRUE NC_DP_TBTSRC_AUXCH_CP
TP_DP_TBTSRC_AUXCH_CN == TRUE NC_DP_TBTSRC_AUXCH_CN

Signal Aliases
Apple Inc.
DRAWING NUMBER: 051-1573
REVISION: 8.0.0
BRANCH: dvt1
PAGE: 102 OF 120
SHEET: 69 OF 82
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

LPDDR3 COMMAND/ADDRESS

MAKE_BASE			
TRUE	MEM_A_CAA<0>	20 24 76	
TRUE	MEM_A_CAA<1>	20 24 76	
TRUE	MEM_A_CAA<2>	20 24 76	
TRUE	MEM_A_CAA<3>	20 24 76	
TRUE	MEM_A_CAA<4>	20 24 76	
TRUE	MEM_A_CAA<5>	20 24 76	
TRUE	MEM_A_CAA<6>	20 24 76	
TRUE	MEM_A_CAA<7>	20 24 76	
TRUE	MEM_A_CAA<8>	20 24 76	
TRUE	MEM_A_CAA<9>	20 24 76	
TRUE	MEM_A_CAB<0>	21 24 76	
TRUE	MEM_A_CAB<1>	21 24 76	
TRUE	MEM_A_CAB<2>	21 24 76	
TRUE	MEM_A_CAB<3>	21 24 76	
TRUE	MEM_A_CAB<4>	21 24 76	
TRUE	MEM_A_CAB<5>	21 24 76	
TRUE	MEM_A_CAB<6>	21 24 76	
TRUE	MEM_A_CAB<7>	21 24 76	
TRUE	MEM_A_CAB<8>	21 24 76	
TRUE	MEM_A_CAB<9>	21 24 76	
TRUE	MEM_A_ODT<0>	20 21 24 76	
TRUE	TP_LPDDR3_RSVD1		
TRUE	TP_LPDDR3_RSVD2		
TRUE	MEM_B_CAA<0>	22 24 76	
TRUE	MEM_B_CAA<1>	22 24 76	
TRUE	MEM_B_CAA<2>	22 24 76	
TRUE	MEM_B_CAA<3>	22 24 76	
TRUE	MEM_B_CAA<4>	22 24 76	
TRUE	MEM_B_CAA<5>	22 24 76	
TRUE	MEM_B_CAA<6>	22 24 76	
TRUE	MEM_B_CAA<7>	22 24 76	
TRUE	MEM_B_CAA<8>	22 24 76	
TRUE	MEM_B_CAA<9>	22 24 76	
TRUE	MEM_B_CAB<0>	23 24 76	
TRUE	MEM_B_CAB<1>	23 24 76	
TRUE	MEM_B_CAB<2>	23 24 76	
TRUE	MEM_B_CAB<3>	23 24 76	
TRUE	MEM_B_CAB<4>	23 24 76	
TRUE	MEM_B_CAB<5>	23 24 76	
TRUE	MEM_B_CAB<6>	23 24 76	
TRUE	MEM_B_CAB<7>	23 24 76	
TRUE	MEM_B_CAB<8>	23 24 76	
TRUE	MEM_B_CAB<9>	23 24 76	
TRUE	MEM_B_ODT<0>	22 23 24 76	
TRUE	TP_LPDDR3_RSVD3		
TRUE	TP_LPDDR3_RSVD4		

UNUSED MEMORY SIGNALS

MAKE_BASE	
TRUE	TP_CPU_MEM_RESET_L

TRUE	MEM_A_DOS_P<0>	7 76	
TRUE	MEM_A_DOS_N<0>	7 76	
TRUE	MEM_A_DOS_P<1>	7 76	
TRUE	MEM_A_DOS_N<1>	7 76	
TRUE	MEM_A_DOS_P<2>	7 76	
TRUE	MEM_A_DOS_N<2>	7 76	
TRUE	MEM_A_DOS_P<3>	7 76	
TRUE	MEM_A_DOS_N<3>	7 76	
TRUE	MEM_A_DOS_P<4>	7 76	
TRUE	MEM_A_DOS_N<4>	7 76	
TRUE	MEM_A_DOS_P<5>	7 76	
TRUE	MEM_A_DOS_N<5>	7 76	
TRUE	MEM_A_DOS_P<6>	7 76	
TRUE	MEM_A_DOS_N<6>	7 76	
TRUE	MEM_A_DOS_P<7>	7 76	
TRUE	MEM_A_DOS_N<7>	7 76	
TRUE	MEM_A_DOS_P<8>	7 76	
TRUE	MEM_A_DOS_N<8>	7 76	

TRUE	MEM_B_DOS_P<0>	7 76	
TRUE	MEM_B_DOS_N<0>	7 76	
TRUE	MEM_B_DOS_P<1>	7 76	
TRUE	MEM_B_DOS_N<1>	7 76	
TRUE	MEM_B_DOS_P<2>	7 76	
TRUE	MEM_B_DOS_N<2>	7 76	
TRUE	MEM_B_DOS_P<3>	7 76	
TRUE	MEM_B_DOS_N<3>	7 76	
TRUE	MEM_B_DOS_P<4>	7 76	
TRUE	MEM_B_DOS_N<4>	7 76	
TRUE	MEM_B_DOS_P<5>	7 76	
TRUE	MEM_B_DOS_N<5>	7 76	
TRUE	MEM_B_DOS_P<6>	7 76	
TRUE	MEM_B_DOS_N<6>	7 76	
TRUE	MEM_B_DOS_P<7>	7 76	
TRUE	MEM_B_DOS_N<7>	7 76	
TRUE	MEM_B_DOS_P<8>	7 76	
TRUE	MEM_B_DOS_N<8>	7 76	

Memory Bit/Byte Swizzle

TRUE			TRUE		
MEM_A_DQ<0>	==MEM_A_DQ<7>	20	MEM_B_DQ<0>	==MEM_B_DQ<7>	22
MEM_A_DQ<1>	==MEM_A_DQ<6>	20	MEM_B_DQ<1>	==MEM_B_DQ<6>	22
MEM_A_DQ<2>	==MEM_A_DQ<5>	20	MEM_B_DQ<2>	==MEM_B_DQ<5>	22
MEM_A_DQ<3>	==MEM_A_DQ<4>	20	MEM_B_DQ<3>	==MEM_B_DQ<4>	22
MEM_A_DQ<4>	==MEM_A_DQ<3>	20	MEM_B_DQ<4>	==MEM_B_DQ<3>	22
MEM_A_DQ<5>	==MEM_A_DQ<2>	20	MEM_B_DQ<5>	==MEM_B_DQ<2>	22
MEM_A_DQ<6>	==MEM_A_DQ<1>	20	MEM_B_DQ<6>	==MEM_B_DQ<1>	22
MEM_A_DQ<7>	==MEM_A_DQ<0>	20	MEM_B_DQ<7>	==MEM_B_DQ<0>	22
MEM_A_DQ<8>	==MEM_A_DQ<10>	20	MEM_B_DQ<8>	==MEM_B_DQ<10>	22
MEM_A_DQ<9>	==MEM_A_DQ<14>	20	MEM_B_DQ<9>	==MEM_B_DQ<14>	22
MEM_A_DQ<10>	==MEM_A_DQ<8>	20	MEM_B_DQ<10>	==MEM_B_DQ<8>	22
MEM_A_DQ<11>	==MEM_A_DQ<9>	20	MEM_B_DQ<11>	==MEM_B_DQ<9>	22
MEM_A_DQ<12>	==MEM_A_DQ<15>	20	MEM_B_DQ<12>	==MEM_B_DQ<15>	22
MEM_A_DQ<13>	==MEM_A_DQ<11>	20	MEM_B_DQ<13>	==MEM_B_DQ<11>	22
MEM_A_DQ<14>	==MEM_A_DQ<12>	20	MEM_B_DQ<14>	==MEM_B_DQ<12>	22
MEM_A_DQ<15>	==MEM_A_DQ<13>	20	MEM_B_DQ<15>	==MEM_B_DQ<13>	22
MEM_A_DQ<16>	==MEM_A_DQ<21>	20	MEM_B_DQ<16>	==MEM_B_DQ<22>	22
MEM_A_DQ<17>	==MEM_A_DQ<16>	20	MEM_B_DQ<17>	==MEM_B_DQ<18>	22
MEM_A_DQ<18>	==MEM_A_DQ<23>	20	MEM_B_DQ<18>	==MEM_B_DQ<17>	22
MEM_A_DQ<19>	==MEM_A_DQ<18>	20	MEM_B_DQ<19>	==MEM_B_DQ<16>	22
MEM_A_DQ<20>	==MEM_A_DQ<19>	20	MEM_B_DQ<20>	==MEM_B_DQ<15>	22
MEM_A_DQ<21>	==MEM_A_DQ<22>	20	MEM_B_DQ<21>	==MEM_B_DQ<19>	22
MEM_A_DQ<22>	==MEM_A_DQ<17>	20	MEM_B_DQ<22>	==MEM_B_DQ<12>	22
MEM_A_DQ<23>	==MEM_A_DQ<20>	20	MEM_B_DQ<23>	==MEM_B_DQ<21>	22
MEM_A_DQ<24>	==MEM_A_DQ<27>	20	MEM_B_DQ<24>	==MEM_B_DQ<27>	22
MEM_A_DQ<25>	==MEM_A_DQ<26>	20	MEM_B_DQ<25>	==MEM_B_DQ<26>	22
MEM_A_DQ<26>	==MEM_A_DQ<25>	20	MEM_B_DQ<26>	==MEM_B_DQ<24>	22
MEM_A_DQ<27>	==MEM_A_DQ<29>	20	MEM_B_DQ<27>	==MEM_B_DQ<28>	22
MEM_A_DQ<28>	==MEM_A_DQ<30>	20	MEM_B_DQ<28>	==MEM_B_DQ<31>	22
MEM_A_DQ<29>	==MEM_A_DQ<31>	20	MEM_B_DQ<29>	==MEM_B_DQ<30>	22
MEM_A_DQ<30>	==MEM_A_DQ<24>	20	MEM_B_DQ<30>	==MEM_B_DQ<29>	22
MEM_A_DQ<31>	==MEM_A_DQ<28>	20	MEM_B_DQ<31>	==MEM_B_DQ<25>	22
MEM_A_DQ<32>	==MEM_A_DQ<38>	21	MEM_B_DQ<32>	==MEM_B_DQ<39>	23
MEM_A_DQ<33>	==MEM_A_DQ<39>	21	MEM_B_DQ<33>	==MEM_B_DQ<38>	23
MEM_A_DQ<34>	==MEM_A_DQ<37>	21	MEM_B_DQ<34>	==MEM_B_DQ<37>	23
MEM_A_DQ<35>	==MEM_A_DQ<33>	21	MEM_B_DQ<35>	==MEM_B_DQ<33>	23
MEM_A_DQ<36>	==MEM_A_DQ<35>	21	MEM_B_DQ<36>	==MEM_B_DQ<35>	23
MEM_A_DQ<37>	==MEM_A_DQ<34>	21	MEM_B_DQ<37>	==MEM_B_DQ<34>	23
MEM_A_DQ<38>	==MEM_A_DQ<32>	21	MEM_B_DQ<38>	==MEM_B_DQ<32>	23
MEM_A_DQ<39>	==MEM_A_DQ<36>	21	MEM_B_DQ<39>	==MEM_B_DQ<36>	23
MEM_A_DQ<40>	==MEM_A_DQ<42>	21	MEM_B_DQ<40>	==MEM_B_DQ<42>	23
MEM_A_DQ<41>	==MEM_A_DQ<46>	21	MEM_B_DQ<41>	==MEM_B_DQ<46>	23
MEM_A_DQ<42>	==MEM_A_DQ<40>	21	MEM_B_DQ<42>	==MEM_B_DQ<40>	23
MEM_A_DQ<43>	==MEM_A_DQ<41>	21	MEM_B_DQ<43>	==MEM_B_DQ<41>	23
MEM_A_DQ<44>	==MEM_A_DQ<47>	21	MEM_B_DQ<44>	==MEM_B_DQ<47>	23
MEM_A_DQ<45>	==MEM_A_DQ<43>	21	MEM_B_DQ<45>	==MEM_B_DQ<43>	23
MEM_A_DQ<46>	==MEM_A_DQ<44>	21	MEM_B_DQ<46>	==MEM_B_DQ<44>	23
MEM_A_DQ<47>	==MEM_A_DQ<45>	21	MEM_B_DQ<47>	==MEM_B_DQ<45>	23
MEM_A_DQ<48>	==MEM_A_DQ<61>	21	MEM_B_DQ<48>	==MEM_B_DQ<53>	23
MEM_A_DQ<49>	==MEM_A_DQ<60>	21	MEM_B_DQ<49>	==MEM_B_DQ<55>	23
MEM_A_DQ<50>	==MEM_A_DQ<58>	21	MEM_B_DQ<50>	==MEM_B_DQ<49>	23
MEM_A_DQ<51>	==MEM_A_DQ<62>	21	MEM_B_DQ<51>	==MEM_B_DQ<54>	23
MEM_A_DQ<52>	==MEM_A_DQ<63>	21	MEM_B_DQ<52>	==MEM_B_DQ<51>	23
MEM_A_DQ<53>	==MEM_A_DQ<59>	21	MEM_B_DQ<53>	==MEM_B_DQ<52>	23
MEM_A_DQ<54>	==MEM_A_DQ<57>	21	MEM_B_DQ<54>	==MEM_B_DQ<48>	23
MEM_A_DQ<55>	==MEM_A_DQ<56>	21	MEM_B_DQ<55>	==MEM_B_DQ<50>	23
MEM_A_DQ<56>	==MEM_A_DQ<48>	21	MEM_B_DQ<56>	==MEM_B_DQ<62>	23
MEM_A_DQ<57>	==MEM_A_DQ<49>	21	MEM_B_DQ<57>	==MEM_B_DQ<63>	23
MEM_A_DQ<58>	==MEM_A_DQ<55>	21	MEM_B_DQ<58>	==MEM_B_DQ<57>	23
MEM_A_DQ<59>	==MEM_A_DQ<51>	21	MEM_B_DQ<59>	==MEM_B_DQ<60>	23
MEM_A_DQ<60>	==MEM_A_DQ<53>	21	MEM_B_DQ<60>	==MEM_B_DQ<61>	23
MEM_A_DQ<61>	==MEM_A_DQ<52>	21	MEM_B_DQ<61>	==MEM_B_DQ<56>	23
MEM_A_DQ<62>	==MEM_A_DQ<54>	21	MEM_B_DQ<62>	==MEM_B_DQ<58>	23
MEM_A_DQ<63>	==MEM_A_DQ<50>	21	MEM_B_DQ<63>	==MEM_B_DQ<59>	23

SYNC MASTER=AHARTMAN J52 SYNC DATE=10/29/2011

PAGE TITLE

Memory Bit & Byte Swizzle

Apple Inc.

DRAWING NUMBER: 051-1573

REVISION: 8.0.0

BRANCH: dvt1

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 103 OF 120

SHEET: 70 OF 82



SYNC MASTER=GK00 J52 SYNC DATE=12/06/2011

Functional & ICT Test

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 104 OF 120

SHEET: 71 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

X304 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA, BGA_MEM				MM	16.5

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.120 MM	0.120 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.155 MM	0.155 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
73_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.110 MM		0.120 MM	0.120 MM
73_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.141 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules
 Note: Outer dielectric is 0.058 mm nominal,
 Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	.	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP,BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL11, ISL12, ISL13, ISL14, ISL15, ISL16, ISL17, ISL18, ISL19, ISL20	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=VHARTANTO J44		SYNC DATE=12/14/2012	
PAGE TITLE			
PCB Rule Definitions			DRAWING NUMBER
Apple Inc.			051-1573
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			8.0.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH
II NOT TO REPRODUCE OR COPY IT			dvt1
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE
IV ALL RIGHTS RESERVED			110 OF 120
			SHEET
			72 OF 82

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_08MIL	*	0.203 MM	?
CPU_12MIL	*	0.305 MM	?
CPU_18MIL	*	0.457 MM	?
CPU_25MIL	*	0.635 MM	?

CPU Signal Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
XDP_TCK0	CPU_45S	CPU_18MTL	XDP_CPU_TCK	6 16
XDP_TCK0	CPU_45S	CPU_18MTL	PCH_JTAGX	12 16
XDP_TCK1	CPU_45S	CPU_18MTL	XDP_PCH_TCK	12 16
XDP_TDO	CPU_45S		XDP_CPU_TDO	6 16
XDP_TDO	CPU_45S		XDP_PCH_TDO	12 16
XDP_TDI	CPU_45S		XDP_CPU_TDI	6 16
XDP_TDI	CPU_45S		XDP_PCH_TDI	12 16
XDP_TMS	CPU_45S		XDP_CPU_TMS	6 16
XDP_TMS	CPU_45S		XDP_PCH_TMS	12 16
XDP_TRST_I	CPU_45S		XDP_TRST_L	16
XDP_TRST_I	CPU_45S		XDP_CPUPCH_TRST_L	16
XDP_PRDY_I	CPU_45S		XDP_CPU_PRDY_L	6 16
XDP_PREQ_I	CPU_45S		XDP_CPU_PREQ_L	6 16
CPU_VCCST_PWRGD	CPU_45S	CPU_08MTL	CPU_VCCST_PWRGD	8 16 17
CPU_VCCST_PWRGD	CPU_45S	CPU_08MTL	XDP_CPU_VCCST_PWRGD	16
CPU_BPM	CPU_45S	CPU_08MTL	XDP_BPM_L<1..0>	6 16
CPU_BPM_TP	CPU_45S		XDP_BPM_L<7..2>	6 16
CPU_RCOMP_SM	CPU_27P4S	CPU_25MTL	CPU_SM_RCOMP<2..0>	6
CPU_RCOMP_FDP	CPU_27P4S	CPU_25MTL	MCP_EDP_RCOMP	6
CPU_RCOMP_OPT	CPU_27P4S	CPU_12MTL	CPU_OPT_RCOMP	6
CPU_PROCHOT	CPU_45S	CPU_08MTL	CPU_PROCHOT_L	6 38 39 55
CPU_PROCHOT	CPU_45S	CPU_08MTL	CPU_PROCHOT_R_L	6
CPU_CATERR	CPU_45S	CPU_08MTL	CPU_CATERR_L	6 38
CPU_VIDALERT	CPU_45S	CPU_18MTL	CPU_VIDALERT_L	8 55
CPU_VIDALERT	CPU_45S	CPU_18MTL	CPU_VIDALERT_R_L	8
CPU_VIDSCLK	CPU_45S	CPU_18MTL	CPU_VIDSCLK	8 55
CPU_VIDSCLK	CPU_45S	CPU_18MTL	CPU_VIDSCLK_R	8
CPU_VIDSOUT	CPU_45S	CPU_18MTL	CPU_VIDSOUT	8 55
CPU_VIDSOUT	CPU_45S	CPU_18MTL	CPU_VIDSOUT_R	8
CPU_PECT	CPU_45S	CPU_18MTL	CPU_PECT	6 39
CPU_PECT	CPU_45S	CPU_18MTL	CPU_PECT_R	38 39
CPU_PECT	CPU_45S	CPU_18MTL	SMC_PECT_L	38 39
CPU_PECT	CPU_45S	CPU_18MTL	SMC_PECT_L_R	39
CPU_CFG	CPU_45S		CPU_CFG<19..11>	6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<10..8>	6 16
CPU_CFG	CPU_45S		CPU_CFG<7..5>	6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<4>	6 16
CPU_CFG_3	CPU_45S		CPU_CFG<3>	6 16
CPU_CFG	CPU_45S		CPU_CFG<2>	6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<1..0>	6 16
CPU_MEM_RESET	CPU_45S	CPU_08MTL	MEM_RESET_L	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	8 55
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	9 55

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/13/2013	
PAGE TITLE CPU Constraints			
DRAWING NUMBER 051-1573		SIZE D	
REVISION 8.0.0		BRANCH dvt1	
PAGE 111 OF 120		SHEET 73 OF 82	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA	*	=6X_DIELECTRIC	?	USB_RBIA	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB_BT_P 14 31
USB_BT	USB_85D	USB	USB_BT_N 14 31
USB_BT	USB_85D	USB	USB_BT_CONN_P 31 66
USB_BT	USB_85D	USB	USB_BT_CONN_N 31 66
USB_EXTA	USB_85D	USB	USB_EXTA_P 14 35
USB_EXTA	USB_85D	USB	USB_EXTA_N 14 35
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L 35 38 39
DEFAULT	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L 35 38 39
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_P 35
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_N 35
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_F_P 35
USB_EXTA	USB_85D	USB	USB2_EXTA_MUXED_F_N 35
USB_EXTA	USB_85D	USB	USB_LT1_P 71
USB_EXTA	USB_85D	USB	USB_LT1_N 71
USB_EXTB	USB_85D	USB	USB_EXTB_P 14 66
USB_EXTB	USB_85D	USB	USB_EXTB_N 14 66
USB_TPAD	USB_85D	USB	USB_TPAD_P 14 36 71
USB_TPAD	USB_85D	USB	USB_TPAD_N 14 36 71
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA_D2R_P 14 35 71
USB3_EXTA_D2R	USB_85D	USB3_RX	USB3_EXTA_D2R_N 14 35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_P 35
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_N 35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_C_P 14 35 71
USB3_EXTA_R2D	USB_85D	USB3_TX	USB3_EXTA_R2D_C_N 14 35 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P 14 66 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N 14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P 14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N 14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P 14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N 14 66 71
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P 14 66
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N 14 66
USB_NC	USB_85D	USB	NC_USB_IRP 69
USB_NC	USB_85D	USB	NC_USB_IRN 69
USB_NC	USB_85D	USB	NC_USB_5P 69
USB_NC	USB_85D	USB	NC_USB_5N 69
USB_NC	USB_85D	USB	NC_USB_SDP 69
USB_NC	USB_85D	USB	NC_USB_SDN 69
USB_NC	USB_85D	USB	NC_USB_CAMERAP 69
USB_NC	USB_85D	USB	NC_USB_CAMERAN 69
PCH_USB_RBIA	PCH_USB_RBIA	USB_RBIA	PCH_USB_RBIA 14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_P
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_N
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1 17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2 17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R 17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA 17 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP 33 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN 33 34
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT 17 25
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R 25

Notes:
This is here to keep the SATA rules.

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/07/2013	
PAGE TITLE			
USB Constraints			
Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	112 OF 120	
	SHEET	74 OF 82	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

PCH Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 38 71
LPC_AD	LPC_45S	LPC	LPC_FRAME_L	14 38 71
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC	17 71
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_CLK	14 41 71
SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_DATA	14 41 71
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_CLK	14 41
SML_PCH_0	SMB_45S	SMB	SML_PCH_0_DATA	14 41
SML_PCH_1	SMB_45S	SMB	SML_PCH_1_CLK	14 41
SML_PCH_1	SMB_45S	SMB	SML_PCH_1_DATA	14 41
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 49
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 49
HDA_SYNC	HDA_45S	HDA	HDA_SYNC_R	12
HDA_RST	HDA_45S	HDA	HDA_RST_R_L	12
HDA_RST	HDA_45S	HDA	HDA_RST_L	12 49
HDA_SDIN	HDA_45S	HDA	HDA_SDIN0	12 49 71
HDA_SDIN	HDA_45S	HDA	CS4208_HDA_SDOUT0_R	12 49 71
HDA_SDOIT	HDA_45S	HDA	HDA_SDOIT	12 49
HDA_SDOIT	HDA_45S	HDA	HDA_SDOIT_R	12 17
SPT_MLB	SPT_45S	SPT	SPI_ALT_CLK	47
SPT_MLB	SPT_45S	SPT	SPI_CLK	47
SPT_MLB	SPT_45S	SPT	SPI_CLK_R	14 47
SPT_MLB	SPT_45S	SPT	SPI_MLB_CLK	47
SPT_MLB	SPT_45S	SPT	SPI_SMC_CLK	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_CS_L	47
SPT_MLB	SPT_45S	SPT	SPI_CS0_L	47
SPT_MLB	SPT_45S	SPT	SPI_CS0_R_L	14 47
SPT_MLB	SPT_45S	SPT	SPT_MLB_CS_L	47
SPT_MLB	SPT_45S	SPT	SPT_SMC_CS_L	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_IO1_MISO	47
SPT_MLB	SPT_45S	SPT	SPI_MISO	14 47
SPT_MLB	SPT_45S	SPT	SPI_MISO_R	47
SPT_MLB	SPT_45S	SPT	SPT_MLB_IO1_MISO	47
SPT_MLB	SPT_45S	SPT	SPI_SMC_MISO	38 47
SPT_MLB	SPT_45S	SPT	SPI_ALT_IO0_MOSI	47
SPT_MLB	SPT_45S	SPT	SPI_MOSI	47
SPT_MLB	SPT_45S	SPT	SPI_MOSI_R	14 47
SPT_MLB	SPT_45S	SPT	SPT_MLB_IO0_MOSI	47
SPT_MLB	SPT_45S	SPT	SPI_SMC_MOSI	38 47
SPT_MLB_IO2	SPT_45S	SPT	SPI_IO<2>	14 47
SPT_MLB_IO2	SPT_45S	SPT	SPI_IO2_R	47
SPT_MLB_IO2	SPT_45S	SPT	SPT_MLB_IO2_WP_L	47
SPT_MLB_IO2	SPT_45S	SPT	SPI_ALT_IO2_WP_L	47
SPT_MLB_IO3	SPT_45S	SPT	SPI_IO<3>	14 47
SPT_MLB_IO3	SPT_45S	SPT	SPI_IO3_R	47
SPT_MLB_IO3	SPT_45S	SPT	SPT_MLB_IO3_HOLD_L	47
SPT_MLB_IO3	SPT_45S	SPT	SPI_ALT_IO3_HOLD_L	47
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_CLK	15 37
SPT_TPAD_CS	SPT_45S	SPT	TPAD_SPI_CS_L	15 37
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_MISO	15 37
SPT_TPAD	SPT_45S	SPT	TPAD_SPI_MOSI	15 37
PCH_RTCX	PCH_45S	PCH_15MTL	PCH_CLK32K_RTCX1	12 17
PCH_SRTCST	PCH_45S	PCH_15MTL	PCH_SRTCST_L	12
PCH_RTCRST	PCH_45S	PCH_15MTL	RTC_RESET_L	12
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP_L	15 39
PCH_THRMTRIP	PCH_45S	PCH_18MTL	PM_THRMTRIP_R_L	39
	PCH_45S	PCH_15MTL	PCH_INTRUDER_L	12
	PCH_45S	PCH_15MTL	PCH_INTVRMEN	12
	PCH_45S	PCH_15MTL	PCH_DSWVRMEN	13
	PCH_45S	PCH_15MTL	PM_RSMRST_L	13 44
	PCH_45S	PCH_15MTL	PM_SYSRST_L	13 17 38 71
	PCH_45S	PCH_15MTL	XDP_DBRESET_L	16 17
	PCH_45S	PCH_15MTL	PM_PCH_SYS_PWROK	13 16 17 38
	PCH_45S	PCH_15MTL	XDP_SYS_PWROK	16
	PCH_45S	PCH_15MTL	SYS_PWROK_R	17
	PCH_45S	PCH_15MTL	PM_PCH_PWROK	13 17
	PCH_45S	PCH_15MTL	PM_S0_PGOOD	17
	PCH_45S	PCH_15MTL	SMC_DELAYED_PWRGD	17 26 27 38 39
	PCH_45S	PCH_15MTL	PM_DSW_PWRGD	13 38
	PCH_45S	PCH_15MTL	PM_PWRBTN_L	13 16 38
	PCH_45S	PCH_15MTL	XDP_CPU_PWRBTN_L	16
	PCH_45S	PCH_15MTL	PCIE_WAKE_L	13 31 33
	PCH_45S	PCH_15MTL	AP_PCIE_WAKE_L	31 66
	PCH_45S	PCH_15MTL	CAM_PCIE_WAKE_L	33
	PCH_45S	PCH_15MTL	TBT_CIO_PLUG_EVENT_L	18 25
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALIN	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT	12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTL	PCH_CLK24M_XTALOUT_R	17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTL	PCH_PCIE_RCOMP	14
PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTL	PCH_OPT_COMP	15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTL	PCH_SATA_RCOMP	12

SYNC MASTER=VHARTANTO J44 SYNC DATE=01/08/2011

PAGE TITLE: PCH Constraints

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 113 OF 120

SHEET: 75 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	0.066 MM	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_QOS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTL	*	=3x_DIELECTRIC	?
MEM_CTL2CTL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=3x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

D

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0> 7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0> 7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1> 7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1> 7 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<1..0> 7 20 21 24
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A ODT<0> 20 21 24 70
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0> 7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2> 7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0> 20 24 70
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0> 21 24 70
MEM_A_DQBYTE0	MEM_40S	MEM_A_DQBYTE_0	MEM A DQ<7..0> 7 70 71
MEM_A_DQBYTE1	MEM_40S	MEM_A_DQBYTE_1	MEM A DQ<15..8> 7 70 71
MEM_A_DQBYTE2	MEM_40S	MEM_A_DQBYTE_2	MEM A DQ<23..16> 7 70 71
MEM_A_DQBYTE3	MEM_40S	MEM_A_DQBYTE_3	MEM A DQ<31..24> 7 70 71
MEM_A_DQBYTE4	MEM_40S	MEM_A_DQBYTE_4	MEM A DQ<39..32> 7 70 71
MEM_A_DQBYTE5	MEM_40S	MEM_A_DQBYTE_5	MEM A DQ<47..40> 7 70 71
MEM_A_DQBYTE6	MEM_40S	MEM_A_DQBYTE_6	MEM A DQ<55..48> 7 70 71
MEM_A_DQBYTE7	MEM_40S	MEM_A_DQBYTE_7	MEM A DQ<63..56> 7 70 71
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0> 7 70
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0> 7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1> 7 70
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1> 7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2> 7 70
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2> 7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3> 7 70
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3> 7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4> 7 70
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4> 7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5> 7 70
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5> 7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6> 7 70
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6> 7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7> 7 70
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7> 7 70
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0> 7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0> 7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1> 7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1> 7 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS L<1..0> 7 22 23 24
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B ODT<0> 22 23 24 70
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0> 7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2> 7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0> 22 24 70
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0> 22 24 70
MEM_B_DQBYTE0	MEM_40S	MEM_B_DQBYTE_0	MEM B DQ<7..0> 7 70 71
MEM_B_DQBYTE1	MEM_40S	MEM_B_DQBYTE_1	MEM B DQ<15..8> 7 70 71
MEM_B_DQBYTE2	MEM_40S	MEM_B_DQBYTE_2	MEM B DQ<23..16> 7 70 71
MEM_B_DQBYTE3	MEM_40S	MEM_B_DQBYTE_3	MEM B DQ<31..24> 7 70 71
MEM_B_DQBYTE4	MEM_40S	MEM_B_DQBYTE_4	MEM B DQ<39..32> 7 70 71
MEM_B_DQBYTE5	MEM_40S	MEM_B_DQBYTE_5	MEM B DQ<47..40> 7 70 71
MEM_B_DQBYTE6	MEM_40S	MEM_B_DQBYTE_6	MEM B DQ<55..48> 7 70 71
MEM_B_DQBYTE7	MEM_40S	MEM_B_DQBYTE_7	MEM B DQ<63..56> 7 70 71
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0> 7 70
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0> 7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1> 7 70
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1> 7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2> 7 70
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2> 7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3> 7 70
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3> 7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4> 7 70
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4> 7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5> 7 70
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5> 7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6> 7 70
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6> 7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7> 7 70
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7> 7 70
		MEM_PWR	PP1V2 S3 68
		MEM_PWR	PP1V2 S3 CPUDDR 68
		MEM_PWR	PP0V6 S0 DDRVTT 68 71
		MEM_PWR	PPVTTDDR S3 68 71
		MEM_12MIL	CPU DIMMA VREFDQ 7 19
		MEM_12MIL	CPU DIMMB VREFDQ 7 19
		MEM_12MIL	CPU DIMM VREFCA 7 19
		MEM_12MIL	PP0V6 S3 MEM VREFDQ A 20 21 68
		MEM_12MIL	PP0V6 S3 MEM VREFDQ B 22 23 68
		MEM_12MIL	PP0V6 S3 MEM VREFCA A 20 21 68
		MEM_12MIL	PP0V6 S3 MEM VREFCA B 22 23 68

D

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_73D
MEM_40S	BGA_MEM	MEM_50S

B

B

Broadwell ULT Memory Down LPDDR3 1x4 Length Matching

LPDDR3 Signal Group	Unit	Min Length	Max Length
CTL/CKEmax - CTL/CKEmin	mils	0	50
CTL/CKE to CLK (CMDmax - CMDmin)	mils	CLK - 100	0
CMD to CLK	mils	0	50
DQmax - DQmin per byte	mils	CLK - 250	CLK + 250
DQmax to DQS#	mils	0	125
DQS to DQS#	mils	DQS - 200	DQS + 50
DQS to CLK (Rule 1)	mils	-2.5	2.5
CLK to CLK#	mils	CLK - 750	CLK + 1250
	mils	-2.5	2.5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

SYNC MASTER=VHARTANTO J44 SYNC DATE=01/02/201

Apple Inc. 051-1573 D

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8.0.0

dvt1

114 OF 120

76 OF 82

C

A

8

7

6

5

4

3

2

1

Thunderbolt, DP, HDMI Constraints

Thunderbolt SPI Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBT_SPI_45S, *, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =45_OHM_SE, =STANDARD, =STANDARD

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: TBT_SPI, *, =2x_DIELECTRIC, ?

Thunderbolt & DisplayPort Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: TBTDP_85D, *, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF, =85_OHM_DIFF

Two tables side-by-side. Left: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include TBTD2SAME, TBTD2TXRX, TBTD2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include TBTD2*, TBTD2*, TBTD2_TX, TBTD2_RX.

DisplayPort & HDMI Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW_ROUTE_ON_LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows: DP_85D, HDMI_85D.

Two tables side-by-side. Left: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP_2SAME, DP_2OTHER, HDMICLK_2OTHER, HDMICLK_2DPHDMI, HDMIDATA_2SAME, HDMIDATA_2OTHER.

Two tables side-by-side. Left: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Right: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include HDMI_DATA, DISPLAYPORT.

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04. MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

Table with 4 columns: ELECTRICAL CONST SET, NET TYPE, PHYSICAL, SPACING. Rows include DP_85D, DP_85D, DP_85D, DP_85D, SPI_TBT_CLK, SPI_TBT_MOST, SPI_TBT_MISO, SPI_TBT_CS_L, DP_HDMI_TBT_ML, DP_HDMI_TBT_ML, DP_HDMI_TBT_AUX, DP_HDMI_TBT_AUX, HDMI_CLOCK, HDMI_CLOCK, HDMI_DATA, HDMI_DATA.

Only used on hosts supporting Thunderbolt video-in

Thunderbolt, DP, HDMI Net Properties

Table with 4 columns: ELECTRICAL CONST SET, NET TYPE, PHYSICAL, SPACING. Rows include TBT_A_R2D, DP_A_LSX_ML, DP_TBTPA_ML, TBT_A_D2R_0, DP_TBTPA_AUXCH, TBT_B_R2D, DP_B_LSX_ML, DP_TBTPB_ML, TBT_B_D2R_0, DP_TBTPB_AUXCH, DP_TBTSNK0_ML, DP_TBTSNK1_ML, DP_INT_ML.

Notes: AUX and DDC was removed from DISPLAYPORT or TBTD2_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

Apple logo and text: TBT, DP, HDMI Constraints. DRAWING NUMBER: 051-1573. REVISION: 8.0.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED. BRANCH: dvt1. PAGE: 115 OF 120. SHEET: 77 OF 82.

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P 33 34
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N 33 34
S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE 33 34
S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0> 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1> 33 34
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2> 33 34
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0> 33 34
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0> 33 34
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1> 33 34
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1> 33 34
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0> 33 34
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1> 33 34
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0> 33 34
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DO<7..0> 33 34
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DO<15..8> 33 34
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P 33 34 71
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N 33 34 71
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P 34 71
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N 34 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P 33 34 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N 33 34 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P 34 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N 34 71
		S2_MEM_PWR	PP1V35_CAM 33 34
		S2_MEM_PWR	PP0V675_CAM_VREF 33 34
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA 34
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDO 34

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
Camera Constraints			
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	116 OF 120
		SHEET	78 OF 82

8

7

6

5

4

3

2

1

SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 41 71
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 41 71
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	38 41 71
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	38 41 71
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	38 41
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	38 41
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	38 41 71
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	38 41 71
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	38 41
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	38 41

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/02/2013	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt1	
	PAGE	117 OF 120	
	SHEET	79 OF 82	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1TO1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1TO1_DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.070 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
MEM_40S	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.090 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
MEM_72D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.090 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
MEM_85D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.090 MM	100 MIL	OVERVERRIDE	OVERVERRIDE
PCIE_85D	OVERVERRIDE	OVERVERRIDE	OVERVERRIDE	0.090 MM	10 MM	OVERVERRIDE	OVERVERRIDE
USB_85D	TOP			0.100 MM	500 MIL		
CPU_27P4S	BOTTOM			0.230 MM	100 MIL		
USB3_85D	TOP			0.100 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO

X304 Specific Net Properties

ELECTRICAL CONST SET	NET TYPE		SPACING	
	PHYSICAL	SPACING		
THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 P	45
THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS D1 N	45
THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 P	45
THERM_DP_CPU_D1	THERM_45S	THERM	CPUTHMSNS D1 N	45
THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 P	45
THERM_DP_CPU_D2	THERM_45S	THERM	CPUTHMSNS D2 N	45
SENSE_DP	SENSE_45S	SENSE	ISNS_CPUDDR P	43
SENSE_DP	SENSE_45S	SENSE	ISNS_CPUDDR N	43
SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS_LCDBKLT P	42 40
SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS_LCDBKLT N	42 40
SENSE_DP_TBT	SENSE_45S	SENSE	ISNS_TBT P	44
SENSE_DP_TBT	SENSE_45S	SENSE	ISNS_TBT N	44
SENSE_DP	SENSE_45S	SENSE	ISNS_LCDPANEL P	44 45
SENSE_DP	SENSE_45S	SENSE	ISNS_LCDPANEL N	44 45
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_COMPUTING P	42 44
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_COMPUTING N	42 44
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER5V P	42
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER5V N	42
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER3V3 P	42
SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER3V3 N	42
SENSE_DP_CUIVR	SENSE_45S	SENSE	CPUVR ISNS P	43
SENSE_DP_CUIVR	SENSE_45S	SENSE	CPUVR ISNS N	43
SENSE_DP_CUIVR	SENSE_45S	SENSE	CPUVR ISNS R P	43
SENSE_DP_CUIVR	SENSE_45S	SENSE	CPUVR ISNS R N	43
SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0_P	43 59
SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0_N	43 59
SENSE_DP	SENSE_45S	SENSE	ISNS_SSD_P	43
SENSE_DP	SENSE_45S	SENSE	ISNS_SSD_N	43
SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD_P	42
SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD_N	42
SENSE_DP	SENSE_45S	SENSE	ISNS_1V8_S3_P	43 41
SENSE_DP	SENSE_45S	SENSE	ISNS_1V8_S3_N	43 41
SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0_P	43
SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0_N	43
SENSE_DP	SENSE_45S	SENSE	ISNS_PP5VSO_P	43
SENSE_DP	SENSE_45S	SENSE	ISNS_PP5VSO_N	43
SENSE_DP_CUIHIGN	SENSE_45S	SENSE	ISNS_CUIHIGN P	44 45
SENSE_DP_CUIHIGN	SENSE_45S	SENSE	ISNS_CUIHIGN N	44 45
SENSE_DP_CUIHIGN	SENSE_45S	SENSE	ISNS_CUIHIGN R P	44
SENSE_DP_CUIHIGN	SENSE_45S	SENSE	ISNS_CUIHIGN R N	44
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI P	54
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI N	54
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI R P	54
SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI R N	54
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO P	54
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO N	54
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO R P	44 54
SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO R N	44 54
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 P	43 56
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS1 N	43 56
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 P	43 56
DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR ISNS2 N	43 56

The signals below have no topologies assigned.

X304 Specific Net Properties

ELECTRICAL CONST SET	NET TYPE		SPACING	
	PHYSICAL	SPACING		
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LO2_L_P	48 50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LO2_L_N	48 50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LIN_P	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LIN_N	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_LIN_P	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_LIN_N	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LO2_R_P	48 50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LO2_R_N	48 50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RIN_P	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RIN_N	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_RIN_P	50
AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_RIN_N	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LO3_L_P	48 50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LO3_L_N	48 50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LSUBIN_P	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LSUBIN_N	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	LSUBIN_P	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	LSUBIN_N	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LO3_R_P	48 50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LO3_R_N	48 50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RSUBIN_P	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RSUBIN_N	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	RSUBIN_P	50
AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	RSUBIN_N	50
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN_SL_OUT_P	50 52 71
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN_SL_OUT_N	50 52 71
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN_SR_OUT_P	50 52 71
AUDIO_DP_SPKSUB	DIG_AUDIO	AUDIO	SPKRCONN_SR_OUT_N	50 52 71
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN_L_OUT_P	50 52 71
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN_L_OUT_N	50 52 71
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN_R_OUT_P	50 52 71
AUDIO_DP_SPKTWT	DIG_AUDIO	AUDIO	SPKRCONN_R_OUT_N	50 52 71
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CH_HS_GND	48 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_HS_MIC_P	52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_SLEEVE	52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_SLEEVE_XW	51 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFCH	48 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HS_MIC_P	51 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC_HS_MIC_P	48
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS_MIC_P	48 51
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_HS_MIC_N	52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_RING2	52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_RING2_XW	51 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFUS	48 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HS_MIC_N	51 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_US_HS_GND	48 52
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS_MIC_N	48 51
AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC_HS_MIC_N	48
SB_POWER			PP3V3_S5	68 71
SB_POWER			PP3V3_S0	68 71
GND			GND	

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/04/2015	
PAGE TITLE			
Project Specific Constraints			
	Apple Inc.	DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	118 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	80 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?	PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

PCI Express Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE_SSD_D2R	PCIE_85D	PCIE_BX	PCIE_SSD_D2R P<3..1>	12 32 71
PCIE_SSD_D2R	PCIE_85D	PCIE_BX	PCIE_SSD_D2R N<3..1>	12 32 71
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_BX	PCIE_SSD_D2R P<0>	12 32 71
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_BX	PCIE_SSD_D2R N<0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D C P<3..0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D C N<3..0>	12 32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D P<3..0>	32 71
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D N<3..0>	32 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE_TBT_D2R P<0>	14 25 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE_TBT_D2R N<0>	14 25 71
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE_TBT_D2R C P<0>	25
PCIE_TBT_D2R_0	PCIE_85D	PCIE_BX	PCIE_TBT_D2R C N<0>	25
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE_TBT_D2R P<3..1>	14 25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE_TBT_D2R N<3..1>	14 25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE_TBT_D2R C P<3..1>	25 71
PCIE_TBT_D2R	PCIE_85D	PCIE_BX	PCIE_TBT_D2R C N<3..1>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D P<3..0>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D N<3..0>	25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D C P<3..0>	14 25 71
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D C N<3..0>	14 25 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D P	66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D N	66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D C P	14 66 71
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D C N	14 66 71
PCIE_AP_D2R	PCIE_85D	PCIE_BX	PCIE_AP_D2R P	14 66 71
PCIE_AP_D2R	PCIE_85D	PCIE_BX	PCIE_AP_D2R N	14 66 71
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP CONN P	66
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP CONN N	66
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP P	12 66 71
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP N	12 66 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA P	12 34 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA N	12 34 71
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA C P	33 34
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA C N	33 34
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD P	12 32 71
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD N	12 32 71
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD RC1 P	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD RC1 N	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD RC2 P	32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD RC2 N	32
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT P	12 25 71
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT N	12 25 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE_CAMERA_D2R P	14 34 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE_CAMERA_D2R N	14 34 71
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE_CAMERA_D2R C P	33 34
PCIE_CAMERA_D2R	PCIE_85D	PCIE_BX	PCIE_CAMERA_D2R C N	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D P	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D N	33 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D C P	14 34
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D C N	14 34

SYNC MASTER=YHARTANTO J44 SYNC DATE=01/13/2013

PCIE Constraints

Apple Inc.

DRAWING NUMBER: 051-1573 SIZE: D

REVISION: 8.0.0

BRANCH: dvt1

PAGE: 119 OF 120

SHEET: 81 OF 82

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED